



# TX-Standard Description and Implementation Guideline

Ka-Ro electronics GmbH - Pascalstr. 22, D-52076 Aachen, Germany - Tel.: +49 2408 1402-0 (FAX -10) **www.karo-electronics.de**



### Concept

The TX embedded module integrates all the core components of a common PC and is mounted onto an application specific carrier board. TX modules have a standardized form factor of 67,6mm x 26mm, have specified pinouts and provide the functional requirements for an embedded application. These functions include, but are not limited to, graphics, network and multiple USB ports. A single ruggedized SO-DIMM connector provides the carrier board interface to carry all the I/O signals to and from the TX module. This SO-DIMM connector is a well known and proven high speed signal interface connector that is commonly used for memory cards in notebooks.

Carrier board designers can utilize as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration. Most importantly, TX applications are scalable, which means once a product has been developed, the product range can be diversified by using TX modules with a different performance class. Simply unplug one module and replace it with another, no redesign is necessary.



#### Disclaimer

The information contained within this Specification, including but not limited to any product specification, is subject to change without notice.

Ka-Ro electronics provides no warranty with regard to this Specification or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing.

#### Intended Audience

This TX-Standard electromechanical description is intended for technically qualified personnel. It is not intended for general audiences.

#### Copyright Notice

Copyright © 2010, Ka-Ro electronics GmbH. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission. We have made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".

#### **Trademarks**

ARM ® is a registered trademark of ARM Limited.

All other brand and product names, trademarks, and copyrights are the property of their respective owners.



# Acronyms and Abbreviations





### **Table of contents**









### **1 Feature Overview**

TX modules offers the newest I/O technologies on a minimum size form factor. This includes serial high speed buses such as:

- Ethernet
- USB
- SD Secure Digital Card
- SPI Serial Peripheral Interface

Multimedia interfaces

- CMOS Sensor Interface
- LCD True Color Display Interface (24bpp)

Other Standard Interfaces

- UART Universal Asynchronous Receiver/Transmitters
- I2C Inter-Integrated Circuit
- PWM Pulse-Width Modulator
- 1-WIRE Interface

Plus additional control and power management signals. The versatile power supply outputs can also be used for the baseboard and defines the IO voltage used for the module. 1.8V and 3.3V IO voltage modules can be used on universal baseboards like the Starterkit V without the need for any change on the baseboard or jumper setting.





### **2 Connector Pin Assignments and Signal Descriptions**

Signal names beginning with a "#" symbol indicates that the active, or asserted state, occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level. Differential pairs are indicated by trailing 'P' and 'N' for the positive or negative signal.

The following terminology is used to describe columns for the tables located below.



TX-Guide



#### **2.1 Power Supply**



TX modules operates on a single 3.3V to 5.5V supply and provide regulated power supply outputs to the baseboard.



The use of level shifters on the baseboard to interface to 3.3V logic allows for universal module selection, because the voltage is automatically translated between VDDIO (1.8V or 3.3V) and VDD33 (3.3V) levels. Level shifters can be omitted on 3.3V only modules like the TX25, but in that case it's not possible to use 1.8V modules anymore.



#### **2.2 Reset & Bootmode**







#### **2.3 RTC & Power-Button**







#### **2.4 Ethernet Signals**





Abbildung 2.1: Ethernet Sample Diagram

#### **2.4.1 Ethernet Physical Layer Layout Guidelines**

TX modules are designed for 10 or 100 Mbps Ethernet systems. They are based on IEEE 10BASE-T and 100BASE-TX standards. The IEEE 802.3-2005 standard for 100BASE-TX defines networking over two pairs of Category 5 unshielded twisted pair cable or Type 1 shielded twisted pair cable. The following recommendations for the printed circuit board layout are not the only way to layout TX modules. Every board designer will have a preference. Complexity, board space, number and types of devices will dictate routing and placement strategies.



#### **2.4.2 Power and Ground Planes**

The sections below describe typical 2 and 4 layer board stackups. The goal of the 4 layer designs is to keep the signal routing on outer layers, isolated by the power and ground planes. These power and ground planes also serve the purpose of reference planes for the signal traces. The signal traces should run over continuous reference planes when possible. When 2 layer board designs are required, it remains necessary that the signal traces run over continuous reference planes when possible.

#### **2.4.3 4 Layer Stackup**

- TOP (Layer  $1$ ) Signal with ground plane except where noted.
- Layer  $2$  Continuous ground plane. No signals should be routed on this layer.
- Layer 3 Power planes with ground planes except where noted. Signals may be routed on this layer if needed.
- Bottom (Layer 4) Signal with ground plane except where noted.
- Decouple ground floods and ground layer as practical. When signal traces are re-referenced to power island planes, decoupling capacitors (10nF ceramic) are required between the ground plane and power plane.
- Signal traces routed on bottom layer over power islands that are on Layer 3 layer should have decoupling capacitors (10nF ceramic) near the trace to enable short (direct) return current paths.
- When signal traces are re-referenced to power island planes, decoupling capacitors (10nF ceramic) are required between the ground plane and power plane as shown below.



#### **2.4.4 2 Layer Stackup**

- TOP (Layer  $1$ ) Signal with ground plane except where noted.
- Bottom (Layer 1) Ground plane and power islands. A limited number of slow speed signals may be routed on the bottom layer.
- Signal traces should be surrounded by ground or ground trace along at least one edge. If ground trace is used, it should be connected to ground plane on this layer and decoupled to ground plane on top layer.

Decouple ground planes as practical , as shown below. This will allow short (direct) return current paths when signal traces are re-referenced to different power island planes.





#### **2.4.5 Component Placement**

Component placement can affect signal quality, emissions, and component operating temperature. Careful component placement can decrease potential EMI problems and simplify the task of routing traces.

- If the magnetic is a discrete component, then the distance between the magnetic and the RJ-45 needs to have the highest consideration and be kept to under 25mm (approx. 1 inch) of separation.
- The distance between the SO-DIMM socket and the magnetics needs to be 20mm or greater. Among PHY vendors, the 25mm (approx. 1 inch) rule is considered good design practice for EMI considerations. The intention is to isolate the PHY from the magnetics.



#### **2.4.6 Design Techniques for EMI Suppression**

The following techniques may improve EMI margin.

Common mode capacitors may be added to the  $TX+/$ - and  $RX+/$ - signals for high frequency attenuation , as shown below. One end of each capacitor should be connected to the system





ground plane, and placed within 10mm (approx. 400mils) of the magnetics. Typical capacitance values should be between 10pF and 22pF. Values higher than 22pF may negatively impact the TX and RX signalling.



• Common mode chokes may be added to the TX and RX differential pairs as shown below. The common mode chokes should be placed within 10mm (approx. 400mils) of the integrated RJ45 module, and on the magnetics side of the common mode EMI suppression capacitors. Typical common mode impedance of the common mode choke selected should be 2kΩ@100MHz or higher.



In general, no ground plane should extend under the TX and RX differential pairs, under the magnetics, or under the RJ45 jack. In the case where common mode capacitors used for EMI suppression, a ground plane may be located under the TX and RX signals, however the plane must not exceed beyond the capacitors. When designing 4 layer boards, the ground plane should exist on layer 4, assuming the differential pair is routed on layer 1. On 2 layer boards, the ground plane can be located on layer 2, the adjacent layer to the TX and RX signal pairs. Under no circumstances should a ground plane exist under the magnetics, the RJ45 connector or in between the magnetics and RJ45 connector.



#### **2.4.7 Controlled Impedance for Differential Signals**



The 802.3-2005 specifications requires the TX and RX lines to run in differential mode. The TXP and TXN are a differential pair and need to be designed to a 100 ohm differential impedance. The RXP and RXN traces are also a differential pars and need to be designed to a 100 ohm differential impedance target.

The board designer must maintain 100 ohm differential impedance in the layout for all differential pairs. For differential dielectric thickness, copper weight or board stack-up, trace width and spacings will need to be calculated.

Differential pair nets must maintain symmetry. TXP and TXN must be equal length and symmetric with regards of shape, length, and via count. RXP and RXN must also be equal length and symmetric.

Isolation of TX/RX traces. The TX/RX traces must be isolated from nearby circuitry and signals. Maintain a distance of parts to lines that are greater than or equal to 5 times the distance of the spacing between the traces. Do not route differential pairs under parts. Do not cross TX/RX lines with other PCB traces unless the traces are on the opposite side of the ground plane from TX/RX.



#### **2.4.8 Magnetics Module**

The magnetics module has a critical effect on overall IEEE and emissions conformance. The device should meet the performance required for a design with reasonable margin to allow manufacturing variation. Occasionally, components that meet basic specifications may cause the system to fail IEEE testing, because of interactions with other components or the Printed Circuit Board itself. Carefully qualifying new magnetics modules can go a long way toward preventing this type of problem.

Suggested magnetics have not been tested in order to verify proper operation. This category of magnetic has been evaluated by the contents of the vendor supplied data sheet and legacy performance only. However, the designer can assume with some degree of confidence, that with proper PCB design techniques, the magnetics presented as suggested magnetics will perform to high standards.

Qualified magnetics have been tested by the PHY vendor in order to verify proper operation. The designer can assume with a high degree of confidence, that with proper PCB design techniques, the qualified magnetics perform to the highest standards.





#### **2.5 USB**



#### **2.5.1 USB Physical Layer Layout Guidelines**

The TX modules includes the physical layer interface (PHY) for systems using Hi-Speed USB. Proper design techniques must be used in printed circuit board (PCB) layout to maintain the signal integrity required for 480 Mbps operation.

#### **2.5.2 Controlled Impedance for USB Traces**

the USB 2.0 specification requires that the USB DP/DM traces maintain a nominal 90 Ohms +/- 15% differential impedance (see USB specification Rev. 2.0, paragraph 7.1.1.3 for more details). In the example design the traces are 7 mil (175um) wide with line spacing of 7 mils. These numbers are derived for 5 mil (125um) distance from ground reference plane. A continuous ground plane is required directly beneath the DP/DM traces and extending at least 5 times the spacing width to either side of DP/DM lines.

Maintain symmetry between DP/DM lines in regards to shape and length.

Single sided impedance is not as critical as differential impedance. A range of 42 to 78 Ohms is acceptable (equivalently, common mode impedance must be between 21 Ohms and 39 Ohms).









The figures show DP/DM traces with approximately equal trace length and symmetry. It is important to maintain a conductor width and spacing that provides differential and common mode impedance compliant with the USB specification. Use 45 degree turns to minimize impedance discontinuities.

#### **2.5.3 Isolation of DP/DM Traces**

The DP/DM lines must be isolated from nearby circuits and signals. Maintain a distance of components to lines that is greater or equal to 5 times the distance of the spacing between the traces. Do not route differential pairs under components. Do not cross DP/DM lines with other PCB traces unless the traces are on the opposite side of the ground plane from DP/DM. Route DP/DM over solid ground plane with no ground plane splits under the traces.



#### **2.5.4 Isolated shielding on the USB connector**



The figure shows the Mini-AB connector housing is isolated but AC coupled to the device ground. Industry convention is to ground only the host side of the cable shield. This is done to provide cable shielding while preventing possible ground currents from flowing in the USB cable if there happens to be a potential difference between the host and device grounds. If DC grounding is required replace C12 with a zero Ohms resistor.

In OTG applications the shield may be DC grounded at both ends of the cable.



#### **2.5.5 Optional VBUS protection**





#### **2.5.6 USB recommendations[1](#page-21-0)**

In summary use the following recommendations for the USB.

- Route DP and DM signals on the top or bottom layer of the board
- The trace width and spacing of the DP and DM signals should be such that the differential impedance is 90 Ω.
- Route traces over continuous planes (power and ground).
	- They should not pass over any power/GND plane slots or anti-etch.
	- When placing connectors, make sure the ground plane clearouts around each pin have ground continuity between all pins.
- Maintain the parallelism (skew matched) between DP and DM; these traces should be the same overall length.
- Do not route DP and DM traces under oscillators or parallel to clock traces and/or data buses.
- Minimize the lengths of high speed signals that run parallel to the DP and DM pair.
- Keep DP and DM traces as short as possible.
- Route DP and DM signals with a minimum amount of corners. Use 45-degree turns instead of 90 degree turns.
- Avoid layer changes (vias) on Dm and Dp signals. Do not create stubs or branches.

<span id="page-21-0"></span><sup>1</sup> Freescale Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors, Chap. 2.11



#### **2.6 I2C**



The I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices. The flexible I2C allows additional devices to be connected to the bus for expansion and system development.





#### **2.6.1 Example I2C Voltage Level Translator (TX27 and TX51 only)**

The Texas Instruments PCA9306 allows bidirectional voltage translations between 1.2 V and 5 V, without the use of a direction pin.

#### **Be aware of the PCA9306 min. supply voltage: VREF2 > VREF1 + 0.6V. Because of this limitation a Texas Instruments TXS0102 should be used instead if the design is intended to be used with 1.8V and 3.3V TX modules.**

As with the standard I2C system, pullup resistors are required to provide the logic high levels on the translator's bus. The PCA9306 has a standard open-collector configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode I2C devices, in addition to SMBus devices. Standard-mode I2C devices only specify 3 mA in a generic I2C system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.





#### **PULLUP RESISTOR VALUES(1)(2)**



(1) Calculated for  $V_{OL} = 0.35 V$ 

(2) Assumes output driver  $V_{OL} = 0.175$  V at stated current<br>(3) +10% to compensate for  $V_{DD}$  range and resistor tolerance

#### **2.6.1 I2C recommendations[2](#page-24-0)**



<span id="page-24-0"></span><sup>2</sup> Freescale Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors, Table 1-4



#### **2.7 PWM / 1-WIRE**



1-Wire is a registered trademark of Dallas Semiconductor for a device communications bus systems designed by Dallas Semiconductor that provides low-speed data, signalling and power over a single signal, albeit using two wires, one for ground, one for power and data. 1-Wire is similar in concept to I2C, but with lower data rates and longer range. It is typically used to communicate with small inexpensive devices.



#### **2.8 CSPI – Configurable Serial Peripheral Interface**



The i.MX processors contains Configurable Serial Peripheral Interface (CSPI) modules that allow rapid data communication with fewer software interrupts than conventional serial communications. Each CSPI is equipped with two data FIFOs and is a master/slave configurable serial peripheral interface module, allowing processor to interface with both external SPI master and slave devices.



#### **2.9 SDIO Interfaces**



The TX pinout provides two dedicated SDIO interfaces. SDIO stands for Secure Digital Input Output which can also be used for SD-Memory-Cards.



#### **2.9.1 SD-Card example diagram using level shifters**

No external pullups are needed here. Each port of the TXS0108E has an internal pull-up resistor. These have a value of 40 kΩ when the output is driving low and a value of 4 k Ω when the output is driving high. Unfortunately the card detect feature commonly used for Micro-SD cards on DAT3/CD cannot be used. A dedicated card detect switch is required.



#### **2.9.2 SD-Card example diagram only for 3.3V modules**

Either the use of the processor internal pullups or the use of pullups on the baseboard is possible.







#### **2.10 UARTs**



#### **2.10.1 UART Example diagram**



Keep attention to the unusual DCE<br>naming converntion Freescale is<br>using for CTS(output)/RTS(input).

MAX3232CUE SMD TSSOP16 MAX

TX-Guide



#### **2.11 Keypad Interface**



The Keypad Port (KPP) is designed to interface with the keypad matrix with 2-point contact or 3-point contact keys. The KPP is designed to simplify the software task of scanning a keypad matrix. With appropriate software support, the KPP is capable of detecting, debouncing, and decoding one or multiple keys pressed simultaneously on the keypad.





#### **2.12 Digital Audio Ports**



The SSI is a full-duplex, serial port that allows the chip to communicate with a variety of serial devices. These serial devices can be standard CODer-DECoder (CODECs), Digital Signal Processors (DSPs), microprocessors, peripherals, and popular industry audio CODECs that implement the inter-IC sound bus standard (I2S) standard.

SSI is typically used to transfer samples in a periodic manner. The SSI consists of independent transmitter and receiver sections with independent clock generation and frame synchronization.

Audio Codec example:





#### **2.13 CMOS Sensor Interface**



The CMOS Sensor Interface (CSI) enables the chip to connect directly to external CMOS image sensors. CMOS image sensors are separated into two classes, dumb and smart. Dumb sensors are those that support only traditional sensor timing (Vertical SYNC and Horizontal SYNC) and output only Bayer and statistics data, while smart sensors support CCIR656 video decoder formats and perform additional processing of the image (for example, image compression, image pre-filtering, and various data output formats).

The standard CSI can support to connect one 8-bit sensor.

#### **2.14 Extended and 2nd CMOS Sensor Interface (TX51, TX53 and TX6 only)**



TX51 and TX53 provide a second camera interface and four additional data bits for the first camera interface. The complete interface is available on the module specific section of the TX-Standard pinout.



#### **2.15 LCD Interface**



The LCD Controller of the i.MX processors provides display data for external greyscale or color LCD panels. The LCD Controller is capable of supporting black-and-white, greyscale, passive-matrix color (passive color or CSTN), and active-matrix color (active color or TFT) LCD panels.

The TX LCD Interface defines a generic 24 bit Panel Interface LCD\_D[23..0]. The TFT color channel assignments are shown in the table below:



With this assignment the two module types – 18bpp like the TX25 and TX27 and 24bpp like the TX51 – can be used on the same carrier board without any change. On 18bpp modules the unused bits are always connected to General Purpose IOs to be able to drive these to a defined level.



<span id="page-33-0"></span><sup>3</sup> AM335x ARM Cortex-A8 Microprocessors (MPUs) Silicon Errata



#### **2.16 LVDS/SATA option (TX53, TX6 only)**

As an ordering option the TX53 and TX6 are available with a dual LVDS and SATA interface instead of the parallel LCD interface.

In that case the LCD interface signals LD0..LD19 are used to bring out the processors LVDS interfaces. In addition to this the SATA interface is available on pins LD20..LD23.

#### **2.16.1 LVDS pin mapping**

LVDS interface 0



LVDS interface 1



#### **2.16.2 LVDS recommendations[4](#page-34-0)**

Use the following recommendations for the LVDS.

- Follow standard high-speed differential routing rules for signal integrity.
- Each differential pair should be length matched to  $\pm$  5 mils.
- LVDS differential pairs should have a differential impedance of 100  $\Omega$ .

#### **2.16.3 SATA pin mapping**



#### **2.16.4 SATA recommendations[5](#page-34-1)**

Use the following recommendations for the SATA.

- SATA differential pairs should have a differential impedance of 100  $\Omega$ .
- Each differential pair should be length matched to  $\pm$  5 mils.
- Follow standard high-speed differential routing rules for signal integrity.

<span id="page-34-0"></span><sup>4</sup> Freescale Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors, Chap. 2.10

<span id="page-34-1"></span><sup>5</sup> Freescale Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors, Chap. 2.9



#### **2.17 CAN Interface**



Some TX modules provides a FlexCAN communication controller that implements the CAN protocol according to the CAN 2.0B protocol specification. The CAN protocol was designed primarily (but not solely) to meet requirements suitable for a serial data bus in vehicle applications, including: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness, and sufficient bandwidth. A CAN Transceiver is needed on the baseboard to connect the system to the CAN bus. The Texas Instruments SN65HVD23x operates with a single 3.3V supply and can be connected directly to the 3.3V TX modules:





#### **2.18 2 nd Ethernet RMII (TX28 only)**







#### **2.19 TV out (TX51, TX53 only)**



Rset =  $1.05$  k $\Omega$  ±1%, resistor on TVDAC\_VREF pin to GND

A 75-Ω termination is already done on the module:



#### **2.19.1 TV Encoder Recommendations[6](#page-37-0)**

Use the following recommendations for the TV encoder.

• For the TV/VGA interface, the IOR, IOG, and IOB signals must have 75-Ω imepedance.

<span id="page-37-0"></span><sup>6</sup> Freescale i.MX53 System Development User's Guide, MX53UG, Chap. 2.7



#### **2.20 PCI express (TX6 only)**



The TX6 provides a  $\times$ 1 PCIe lane. The PCIe module supports PCI Express Gen 2.0 interfaces at 5 Gb/s. It is also backwards compatible to Gen 1.1 interfaces at 2.5 Gb/s.

#### **2.20.1 PCI Express interface recommendations[7](#page-38-0)**

#### **2.20.1.1 PCI Express general routing guidelines**

Use the following recommendations for PCI Express general routing:

- The trace width and spacing of the lanes  $\times$ 1 signals should be such that the differential impedance is 85 Ω  $\pm$  10%.
- Route traces over continuous planes (power and ground). Avoid split planes, plane slots, or anti-etch.
- Maintain the parallelism (skew matched) between differential signals; these traces should be the same overall length.
- Keep signals with traces as short as possible.
- Route signals with a minimum amount of corners. Use 45-degree turns instead of 90-degree turns.
- Do not create stubs or branches.
- Maintain symmetry of differential pair routing.

#### **2.20.1.2 PCI Express coupling lane**

All signals are directly connected on the TX6 module. Refer to the Freescale Hardware Development Guide for a guideline to couple the signals. Consult the PCISig documentation for detailed information.

#### **2.20.2 PCIe recommendations[8](#page-38-1)**

<b>Recommendation</b>	<b>Explanation</b>
Termination is required on the differential clock lines. Connect two 49.9 Ω resistors, one between REFCLK- and GND, the other between REFCLK+ and GND. Alternately, Connect a 100 $\Omega$ resistor between REFCLK- and REFCLK+.	These termination resistors should be placed as close as possible to the receiver device inputs in case the chip LVDS clock outputs are used as the REFCLK source for the PCIe endpoint device.

<span id="page-38-0"></span><sup>7</sup> Freescale Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors, chap. 2-7

<span id="page-38-1"></span><sup>8</sup> Freescale Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors, Table 1-10



### **2.21 GPIO and module specific signals**





## **3 Optional Debugging Connector**

### **3.1 Debug Connector Signal Assignment**





#### **3.2 Debug connector location**



Mates with Samtec FSI - 3mm Height, One Piece Interface, part no. FSI-115-03-G-D-AD The SO-DIMM connector socket height has to be 5.2mm if the debug connector is used.





### **4 Mechanical**

#### **4.1 TX module outline**









#### **4.2 SO-DIMM connector**

For detailed information on socket dimensions and recommended PCB layout refer to the manufacturer datasheets. Be sure to use DDR SO-DIMM type sockets with 2,5V keying.



Tabelle 1: SO-DIMM part numbers and suppliers

#### **Typical DDR SO-DIMM Socket specifications**

- Durability : 25 Cycles
- Voltage Rating: 25V
- Current Rating: 0.5A (Tyco Electronics 1473005-1)
- Contact Resistance: 50mΩ max.
- Dielectric Withstanding Voltage: 250V AC/1 min.
- Insulation Resistance: 100MΩ
- Operating Temperature: -40°C to +85°C



#### **4.3 DIMM Connector PCB Layout example**



The position of the TX module mounting holes depend on the used DIMM socket. The following example applies to a Tyco socket 1473005-1.





#### **4.4 TX Fastener Kit**

A fastener kit provides secure mounting of modules plugged into the SO-DIMM socket. An additional thread locker is recommended to hold the screws in during vibration.







#### **4.5 TX Heatsink Kit (17 K/W)**



The TX Heatsink Kit provides also a secure mounting of a module.





#### **4.5.1 Standard extruded heatsink – SK 473 – length 68mm**





#### **4.5.2 Heat conductive gel foil – GEL 10**

Fischer Elektronik GEL 10 datasheet:





#### **4.6 TX Heatsink Kit (7 K/W)**



The TX Heatsink Kit provides also a secure mounting of the module.





#### **4.6.1 Standard extruded heatsink – SK 560 – length 68mm**



#### **4.6.2 Heat conductive gel foil – GEL 27 S 25**

Fischer Elektronik GEL 27 S 25 datasheet:





# **5 Document Revision history**

