

## **TW2815**

### **4-Channel Video Decoders and Audio Codecs for Security Applications**

FN7735  
 Rev. 1.00  
 May 19, 2017

The TW2815 includes four high quality NTSC/PAL video decoders that convert analog composite video signal to digital component YCbCr data for security application. The TW2815 contains four 10-bit ADC and proprietary clamp and gain controllers and uses 4H comb filter for separating luminance & chrominance to reduce cross noise artifacts. The TW2815 adopts the image enhancement techniques such as IF compensation filter, CTI, and programmable peaking. The TW2815 also includes audio CODEC which has four audio Analog-to-Digital converters and one Digital-to-Analog converter. A built-in audio controller can generate digital outputs for recording/mixing and accepts digital input for playback.

#### ***Features***

##### ***Four Video Decoders***


- Accepts all NTSC(M/N/4.43) / PAL(B/D/G/H/I/K/L/M/N/60) standards with auto detection
- Integrated four video analog anti-aliasing filters and 10 bit CMOS ADCs
- High performance adaptive 4H comb filters for all NTSC/PAL standards
- IF compensation filter for improvement of color demodulation
- Color Transient Improvement (CTI)
- Automatic white peak control
- Programmable hue, saturation, contrast, brightness and sharpness
- Proprietary fast video locking system for non-realtime application
- Supports the standard ITU-R BT.656 format or time multiplexed output with 54MHz
- Provides simultaneous four channel Full D1 and CIF time-multiplexed outputs with 54MHz
- Integrated four audio ADCs and one audio DAC
- Provides multi-channel audio mixed analog output
- Supports a standard I2S interface for record output and playback input
- 8/16 bit audio word length
- Sample audio with 8/16KHz
- Supports a two-wire serial host interface
- Ultra low power consumption (Typical 500mW)
- 100 TQFP package

## Table of Contents


<i>Block Diagram</i> .....	<b>4</b>
<i>Pin Diagram</i> .....	<b>5</b>
<i>Pin Description</i> .....	<b>6</b>
<i>Functional Description</i> .....	<b>8</b>
<b>Video Input Formats</b> .....	<b>8</b>
<b>Analog-to-Digital Converter</b> .....	<b>9</b>
<b>Sync Processing</b> .....	<b>10</b>
Automatic Gain Control and Clamping .....	10
Horizontal Sync Processing .....	10
Vertical Sync Processing .....	10
<b>Color Decoding</b> .....	<b>11</b>
Decimation Filter .....	11
Y/C Separation .....	12
<b>Luminance Processing</b> .....	<b>13</b>
<b>Chrominance Processing</b> .....	<b>14</b>
Chrominance Demodulation .....	14
ACC (Automatic Color gain control) .....	15
Chrominance Gain, Offset and Hue Adjustment .....	15
CTI (Color Transient Improvement) .....	15
<b>Video Cropping</b> .....	<b>16</b>
<b>Output Format</b> .....	<b>18</b>
ITU-R BT.656 Format .....	18
Two Channel ITU-R BT.656 Time-multiplexed Format with 54MHz .....	19
Four Channel CIF Time-multiplexed Format with 54MHz .....	20
Extra Sync Output .....	22
Output Enabling Act .....	23
<b>Audio Codec</b> .....	<b>24</b>
Audio Detection .....	25
Multi-Chip Operation .....	25
Serial Audio Interface .....	27
<i>Host Interface</i> .....	<b>30</b>
<b>Serial Interface</b> .....	<b>30</b>
<b>Interrupt Interface</b> .....	<b>31</b>

<b>Control Register</b>	<b>32</b>
Register Map	32
Recommended Value	35
Register Description	37
<b>Electrical Information</b>	<b>74</b>
<b>Absolute Maximum Ratings</b>	<b>74</b>
<b>Recommended Operating Conditions</b>	<b>74</b>
<b>DC Electrical Parameters</b>	<b>75</b>
<b>AC Electrical Parameters</b>	<b>76</b>
<b>Decoder Performance Parameter</b>	<b>79</b>
<b>Recommended Schematic</b>	<b>80</b>
<b>Package Dimension</b>	<b>81</b>
<b>Revision History</b>	<b>82</b>
	82

## Block Diagram



# Pin Diagram



## Pin Description

### Analog Video/Audio Interface Pins

Name	Number	Type	Description
VIN1	88	A	Composite video input of channel 1.
VIN2	91	A	Composite video input of channel 2.
VIN3*	94	A	Composite video input of channel 3.
VIN4*	97	A	Composite video input of channel 4.
AIN1	85	A	Audio input of channel 1.
AIN2	82	A	Audio input of channel 2.
AIN3*	83	A	Audio input of channel 3.
AIN4*	84	A	Audio input of channel 4.
AOUT	79	A	Audio mixing output.

### Digital Video/Audio Interface Pins

Name	Number	Type	Description
VD1[7:0]	53,55,56,58, 59,61,62,64	O	Video data output of channel 1.
VD2[7:0]	39,41,42,43, 45,46,48,49	O	Video data output of channel 2.
VD3[7:0] *	21,23,24,27, 28,30,31,33	O	Video data output of channel 3.
VD4[7:0] *	8,9,11,12, 14,15,17,18	O	Video data output of channel 4.
MPP1	52	O	HS/VS/FLD/ACTIVE/NOVID of channel 1.
MPP2	38	O	HS/VS/FLD/ACTIVE/NOVID of channel 2.
MPP3*	20	O	HS/VS/FLD/ACTIVE/NOVID of channel 3.
MPP4*	6	O	HS/VS/FLD/ACTIVE/NOVID of channel 4.
ACLKR	65	O	Audio serial clock output of record.
ASYNR	67	O	Audio serial sync output of record.
ADATR	68	O	Audio serial data output of record.
ADATM	70	O	Audio serial data output of mixing.
ACLKP	71	IO	Audio serial clock input/output of playback.
ASYNP	73	IO	Audio serial sync input/output of playback.
ADATP	74	I	Audio serial data input of playback.

Note : \* Not supported for TW2815H

### System Control Pins

Name	Number	Type	Description
RSTB	100	I	System reset.
CLK54I	37	I	54MHz system clock input.
CLKPO	34	O	27/54MHz clock output.
CLKNO	35	O	27/54MHZ clock output.
TEST	99	I	Test pin. Connect to ground.
SCLK	2	I	Serial control clock line.
SDAT	3	IO	Serial control data line.
SADD[1:0]	76,77	I	Serial control address.
IRQ	5	O	Interrupt request output.

### Power and Ground Pins

Name	Number	Type	Description
VDDI	4,16,26, 36,50,60,72	P	1.8V Power for internal logic.
VDDO	10,22,40, 54,66	P	3.3V Power for output driver.
VSS	1,7,13,19, 25,29,32,44, 47,51,57,63, 69,75	G	Ground for internal logic and output driver.
VDDV	87,92,93,98	P	1.8V Power for analog video.
VSSV	89,90,95,96	G	Ground for analog video.
VDDA	78,86	P	1.8V Power for analog audio.
VSSA	80,81	G	Ground for analog audio.

## Functional Description

### Video Input Formats

The TW2815 supports all NTSC/PAL standard formats and has built-in automatic standard detection circuit. The following Table1 shows the identified standards. Automatic standard detection can be overridden by writing the value into the IFMTMAN and IFORMAT register (0x01, 0x11, 0x21, 0x31). Even in no-video status, the device can be forced to free-run in a particular video standard mode for fast locking by programming IFORMAT register.

Table1 Input Video Format Supported

Format	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)
NTSC-M* NTSC-J	525/59.94	15.734	3.579545
NTSC-4.43*	525/59.94	15.734	4.43361875
NTSC-N	625/50	15.625	3.579545
PAL-BDGI PAL-N*	625/50	15.625	4.43361875
PAL-M*	525/59.94	15.734	3.57561149
PAL-NC	625/50	15.625	3.58205625
PAL-60	525/59.94	15.734	4.43361875

Note : \* 7.5 IRE Setup



## Analog-to-Digital Converter

The TW2815 contains four 10-bit ADC (Analog to Digital Converters) to digitize the analog video inputs. The ADC can be put into power-down mode by the ADC\_PWDN (0x50) register. The TW2815 also contains an anti-aliasing filter to prevent out-of-band frequency in analog video input signal. So there is no need of external components in analog input pin except ac coupling capacitor and termination resistor. The following Fig1 shows the frequency response of the anti-aliasing filter.




Fig1 The frequency response of anti-aliasing filter

## **Sync Processing**

The sync processor of TW2815 detects horizontal and vertical synchronization signals in the composite. The TW2815 uses proprietary technology for locking to weak, noisy, or unstable signals such as those from on-air signal and fast forward or backward of VCR system.

### **Automatic Gain Control and Clamping**

A patented digital gain and clamp control circuit restores the ac coupled video signal to a fixed dc level. The clamping circuit provides line-by-line restoration of the video pedestal level to a fixed dc reference voltage. In no AGC mode, the gain control circuit adjusts only the video sync gain to achieve desired sync amplitude so that the active video is bypassed regardless of the gain control. But when AGC mode is enabled, both active video and sync are adjusted by the gain control. The range of AGC is from  $-6\text{dB}$  to  $18\text{dB}$  approximately. Additionally, an automatic white peak control circuit is included to prevent saturation in the case of abnormal proportion between sync and white peak level.

### **Horizontal Sync Processing**

The horizontal synchronization processing contains a sync separator, a PLL and the related decision logic. The horizontal sync separator detects the horizontal sync by examining low-pass filtered video input whose level is lower than a threshold. Additional logic is also used to avoid false detection on glitches. The horizontal PLL locks onto the extracted horizontal sync in all conditions to provide jitter free image output. In case the horizontal sync is missing, the PLL is on free running status that matches the standard raster frequency.

### **Vertical Sync Processing**

The vertical sync separator detects the vertical synchronization pattern in the input video signals. The field status is determined at vertical synchronization time. When the location of the detected vertical sync is inline with a horizontal sync, it indicates a frame start or the odd field start. Otherwise, it indicates an even field.

## Color Decoding

### Decimation Filter

The digitized composite video data at 2X pixel clock rate first passes through decimation filter. The decimation filter is required to achieve optimum performance and prevent high frequency components from being aliased back into the video image. Fig2 shows the characteristic of the decimation filter.






Fig2 The Characteristic of the Decimation Filter

### Y/C Separation

A proprietary 4H adaptive comb filter is used for high quality luminance/chrominance separation from NTSC/PAL composite video signals. The 4H adaptive comb filter improves the luminance resolution and reduces noise such as cross-luminance and cross-color. The adaptive algorithm eliminates most of errors without introducing new artifacts or noise. To accommodate some viewing preferences, additional chrominance trap filters are also available in the luminance path. The Fig3 show the frequency response of notch filter for each system NTSC and PAL.



(a) Notch Filter for NTSC



(b) Notch Filter for PAL

Fig3 The Characteristics of Luminance Notch Filter for PAL

## Luminance Processing

The luminance signal is separated by adaptive comb or trap filter is then fed to a peaking circuit. The peaking filter enhances the high frequency components of the luminance signal via the YPEAK\_GN (0x0B, 0x1B, 0x2B, 0x3B) register. The Fig4 shows the characteristics of the peaking filter for four different gain modes.




Fig4 The Characteristic of Luminance Peaking filter

The picture contrast and brightness adjustment is provided through CONT (0x09, 0x19, 0x29, 0x39) and BRT (0x0A, 0x1A, 0x2A, 0x3A) registers. The contrast adjustment range is from approximately 0 to 200 percent, and the brightness adjustment is in the range of  $\pm 25$  IRE.

## Chrominance Processing

### Chrominance Demodulation

The chrominance demodulation is done by first quadrature mixing for NTSC and PAL. The mixing frequency is equal to the sub-carrier frequency of NTSC and PAL. After the mixing, a LPF is used to remove 2X carrier signal and yield chrominance components. The LPF characteristic can be selected for optimized transient color performance. In case of a mistuned IF source, IF compensation filter makes up for any attenuation at higher frequencies or asymmetry around the color sub-carrier. The gain for the upper chrominance side band is controlled by IFCOMP (0x47) register. The Fig5 and Fig6 show the frequency response of IF-compensation filter and chrominance LPF.




Fig5 The Characteristics of IF-compensation Filter




Fig6 The Characteristics of Chrominance Low Pass Filter

### **ACC (Automatic Color gain control)**

The ACC (Automatic Color gain Control) compensates for reduced amplitudes caused by high frequency suppression in video signal. The range of ACC is from  $-6\text{dB}$  to  $30\text{dB}$  approximately. For black & white video or very weak & noisy signals, the color will be off by the internal color killing circuit. The color killer function can also be always enabled or disabled by programming CKIL (0x0C, 0x1C, 0x2C, 0x3C) register.

### **Chrominance Gain, Offset and Hue Adjustment**

The color saturation can be adjusted by changing the register SAT (0x08, 0x18, 0x28, 0x38). The Cb and Cr gain can be also adjusted independently by programming UGAIN (0x49) and VGAIN (0x4A) register. Likewise, the Cb and Cr offset can be programmed through U\_OFF (0x4B) and V\_OFF (0x4C) registers. Hue control is achieved with phase shift of the digitally controlled oscillator. The phase shift can be programmed through HUE (0x07, 0x17, 0x27, 0x37) register.

### **CTI (Color Transient Improvement)**

A programmable Color Transient Improvement (CTI) is provided to enhance the color bandwidth. Low level noise enhancement can be suppressed by a programmable coring logic. Overshoot and undershoot are also removed by special circuit to prevent false color generation at the color edge.

## Video Cropping

The cropping function allows only subsection of a video image to be output. The active video region is determined by HDELAY, HACTIVE, VDELAY and VACTIVE register as illustrated in Fig7. The first active line is defined by the VDELAY register and the first active pixel is defined by the HDELAY register. The VACTIVE register can be programmed to define the number of active lines in a video field, and the HACTIVE register can be programmed to define the number of active pixels in a video line.

The horizontal delay register HDELAY determines the number of pixel delays between the horizontal reference and the leading edge of the active region. The horizontal active register HACTIVE determines the number of active pixels to be processed. Note that these values are referenced to the pixel number before scaling. Therefore, even if the scaling ratio is changed, the active video region used for scaling remains unchanged as set by the HDEALY and HACTIVE register. In order for the cropping to work properly, the following equation should be satisfied.

$$\text{HDELAY} + \text{HACTIVE} < \text{Total number of pixels per line}$$

Where the total number of pixels per line is 858 for 60Hz and 864 for 50Hz

To process full size region, the HDELAY should be set to 32 and HACTIVE set to 720 for both 60Hz and 50Hz system.

The vertical delay register VDELAY determines the number of line delays from the vertical reference to the start of the active video lines. The vertical active register (VACTIVE) determines the number of lines to be processed. These values are referenced to the incoming scan lines before the vertical scaling. In order for the vertical cropping to work properly, the following equation should be satisfied.

$$\text{VDELAY} + \text{VACTIVE} < \text{Total number of lines per field}$$

Where the total number of lines per field is 262 for 60Hz and 312 for 50Hz

To process full size region, the VDELAY should be set to 7 and VACTIVE set to 240 for 60Hz and the VDELAY should be also set to 4 and VACTIVE set to 288 for 50Hz.






Fig7 The Effect of Cropping Registers

## Output Format

The TW2815 supports a standard ITU-R BT.656 format. All video data and timing signal of four channels are synchronous with the pins CLKPO or CLKNO output. Therefore, CLKPO or CLKNO can be connected to four channel interfaces for synchronizing data. And, the phase of CLKPO or CLKNO can be controlled by 2ns unit via the CLKP\_DEL or CLKN\_DEL (0x4D) registers independently.

### ITU-R BT.656 Format

In ITU-R BT.656 format, SAV and EAV sequences are inserted into the data stream to indicate the active video time. It is noted that the number of active pixels per line is constant in this mode regardless of the actual incoming line length. The output timing is illustrated in Fig8. The SAV and EAV sequences are shown in Table2. An optional set of 656 SAV/EAV code sequence can be enabled to identify no-video status using the NOVID\_656 bit (0x43).




Fig8 Timing Diagram of ITU-R BT.656 format

Table2 ITU-R BT.656 SAV and EAV Code Sequence

Condition			656 FVH Value			SAV/EAV Code Sequence				
Field	V time	H time	F	V	H	First	Second	Third	Fourth	
									Normal	Option*
EVEN	Blank	EAV	1	1	1	0xFF	0x00	0x00	0xF1	0x71
EVEN	Blank	SAV	1	1	0	0xFF	0x00	0x00	0xEC	0x6C
EVEN	Active	EAV	1	0	1	0xFF	0x00	0x00	0xDA	0x5A
EVEN	Active	SAV	1	0	0	0xFF	0x00	0x00	0xC7	0x47
ODD	Blank	EAV	0	1	1	0xFF	0x00	0x00	0xB6	0x36
ODD	Blank	SAV	0	1	0	0xFF	0x00	0x00	0xAB	0x2B
ODD	Active	EAV	0	0	1	0xFF	0x00	0x00	0x9D	0x1D
ODD	Active	SAV	0	0	0	0xFF	0x00	0x00	0x80	0x00

Note : \* Option includes video loss information in ITU-R BT.656

**Two Channel ITU-R BT.656 Time-multiplexed Format with 54MHz**

The TW2815 supports two channel ITU-R BT.656 time-multiplexed format with 54MHz that is useful to security application requiring two channel outputs through one channel video port. The DUAL\_CH (0x0D/0x1E/0x2E/0x3E) register enables the dual ITU-R BT.656 time-multiplexed format and the SEL\_CH (0x0D/0x1E/0x2E/0x3E) register selects another channel output to be multiplexed with its own channel on each VD pins. To de-multiplex the time-multiplexed data in the back end chip, the channel ID can be inserted in the data stream using the CHID (0x42) register. Two kinds of channel ID format can be supported. One is horizontal blanking code with channel ID and the other is ITU-R BT.656 sync code with channel ID. The following Fig9 illustrates the timing diagram in the case of CH1 and CH2 time-multiplexed output through CH1 video output port.




Fig9 Timing Diagram of Two Channel Time-multiplexed Format with 54MHz

**Four Channel CIF Time-multiplexed Format with 54MHz**

Four channel CIF (360x480) time-multiplexed format is also provided for specific security application using the CIF\_54M (0x75) register. For this format, each channel ITU-R BT.656 data stream is down-sampled into 13.5MHz ITU-R BT.656 data stream except the sync code. To reject an aliasing noise in this format, the HSCL\_LPF (0x71) register should be set to high. Optionally, the vertical scaling can also be enabled to support Quad (360x240) format using the VSCL\_ENA (0x71) register. Then, these four 13.5MHz ITU-R BT.656 data stream are time-multiplexed into 54MHz data stream. This format requires only one channel video port to transfer whole four channel CIF data independently so that it can be supported simultaneously with two channel Full D1 ITU-R BT.656 time-multiplexed format through the other video ports. To de-multiplex the time-multiplexed data in the back end chip, the channel ID can be inserted in the data stream using the CHID (0x42) register. Two kinds of channel ID format can be supported. One is horizontal blanking code with channel ID and the other is ITU-R BT.656 sync code with channel ID. Optionally, when the vertical scaling is enabled, the ITU-R BT.656 sync code will be skipped in the invalid line through the VSCL\_SYNC (0x71) register. The following Fig10 and Table3 illustrate the timing diagram and detailed channel ID format for four channel CIF time-multiplexed format with 54MHz.




Fig10 Timing Diagram of 4 Ch CIF Time-multiplexed Format with 54MHz

Table3 The Channel ID Format for 4 Ch CIF Time-multiplexed Format with 54MHz

Condition			656 FVH Value			SAV/EAV Code Sequence						
Field	Vtime	Htime	F	V	H	First	Second	Third	Fourth			
									Ch1	Ch2	Ch3	Ch4
EVEN	Blank	EAV	1	1	1	0xFF	0x00	0x00	0xF0	0xF1	0xF2	0xF3
EVEN	Blank	SAV	1	1	0	0xFF	0x00	0x00	0xE0	0xE1	0xE2	0xE3
EVEN	Active	EAV	1	0	1	0xFF	0x00	0x00	0xD0	0xD1	0xD2	0xD3
EVEN	Active	SAV	1	0	0	0xFF	0x00	0x00	0xC0	0xC1	0xC2	0xC3
ODD	Blank	EAV	0	1	1	0xFF	0x00	0x00	0xB0	0xB1	0xB2	0xB3
ODD	Blank	SAV	0	1	0	0xFF	0x00	0x00	0xA0	0xA1	0xA2	0xA3
ODD	Active	EAV	0	0	1	0xFF	0x00	0x00	0x90	0x91	0x92	0x93
ODD	Active	SAV	0	0	0	0xFF	0x00	0x00	0x80	0x81	0x82	0x83

(a) ITU-R BT.656 Sync Code with Channel ID

Channel	H Blanking Code with Channel ID		
	Y	Cb	Cr
Ch1	8'h10	8'h80	8'h80
Ch2	8'h11	8'h81	8'h81
Ch3	8'h12	8'h82	8'h82
Ch4	8'h13	8'h83	8'h83

(b) Horizontal Blanking Code with Channel ID

### Extra Sync Output

The additional timing information such as syncs and field flag are also supported through the MPP pins. The video output timing is illustrated in Fig11 and Fig12.





Fig11 Vertical Timing for 60Hz / 50Hz Video



Timing1 : 40 system clock(54MHz) for the Even field with VSMODE=1 or Odd field  
 Timing2 : 1760 system clock(54MHz) for the Even field with VSMODE=0

Fig12 Horizontal and Vertical Timing in Video Output

### Output Enabling Act

After power-up, the TW2815 registers have unknown values. The RSTB pin must be asserted and released to bring all registers to its default values. After reset, the TW2815 data outputs are tri-stated. The OE (0x43) register should be written after reset to enable outputs desired.

## Audio Codec

The audio codec in the TW2815 is composed of 4 audio Analog-to-Digital converters, 1 Digital-to-Analog converter, audio mixer, digital serial audio interface and audio detector shown as the Fig13. The TW2815 can accept 4 analog audio signals and 1 digital serial audio data and produce 1 mixing analog audio signal and 2 digital serial audio data.




Fig13 Block Diagram of Audio Codec

The level of analog audio input signal AIN0 ~ AIN4 can be adjusted respectively by internal programmable gain amplifiers that are defined via the AIGAIN1, AIGAIN2, AIGAIN3 and AIGAIN4 (0x60, 0x61) registers and then sampled by each Analog-to-Digital converters. The digital serial audio input data through the ACLKP, ASYNP and ADATP pin are used for playback function. To record audio data, the TW2815 provides the digital serial audio output via the ACLKR, ASYNR and ADATR pin.

The TW2815 can mix all of audio inputs including analog audio signal and digital audio data according to the predefined mixing ratio for each audio via the MIX\_RATIO1 ~ MIX\_RATIO4 and MIX\_RATIO\_P (0x6E, 0x6F, 0x70) registers. This mixing audio output can be provided through the analog and digital interfaces. The embedded audio Digital-to-Analog converter supports the analog mixing audio output whose level can be controlled by programmable gain amplifier via the AOGAIN (0x70) register. The ADATM pin supports the digital mixing audio output and its digital serial audio timings are provided through the ACLKR and ASYNR pins that are shared with the digital serial audio record timing pins.



### Audio Detection

The TW2815 has an audio detector for individual 4 channels. There are 2 kinds of audio detection method defined by the ADET\_MTH (0x72). One is the detection of absolute amplitude and the other is of differential amplitude. For both detection methods, the accumulating period is defined by the ADET\_FILT (0x72) register and the detecting threshold value is defined by the ADET\_TH1 ~ ADET\_TH4 (0x72, 0x73, 0x74) registers. The status for audio detection is read by the STATE\_AVDET (0x5A) register and it also makes the interrupt request through the IRQ pin with the combination of the status for video loss detection.

### Multi-Chip Operation

The TW2815 can be operated with the cascaded connection up to 16 chips that accept 64 channel audio inputs. The Fig14 shows the example of 16 channel audio connection using 4 chips. Each stage should be defined by the CHIP\_STAGE (0x62) as the following Table4.

Table4 Definition of Stage for Multi-chip Connection

CHIP_STAGE	Operation	Stage
0	Multi Chip	Middle Stage
1		First Stage
2		Last Stage
3	Single Chip	-

Each stage chip can accept 4 analog audio signals so that four cascaded chips through the ADATP and IRQ pin will be 16 channel audio controller. The first stage chip provides 16ch digital serial audio data for record. Even though the first stage chip has only 1 digital serial audio data pin ADATR for record, the TW2815 can generate 16 channel data simultaneously using multi-channel method. Also, each stage chip can support 4 channel record outputs that are corresponding with analog audio inputs. This first stage chip can also output 16 channel mixing audio data by the digital serial audio data and analog audio signal. The last stage chip accepts the digital serial audio data for playback. The digital playback data can be converted to analog signal by Digital-to-Analog Converter in the last stage chip.




Fig14 Connection for Multi-chip Operation

### Serial Audio Interface

There are 3 kinds of digital serial audio interfaces in the TW2815, the first is a recording output, the second is a mixing output and the third is a playback input. These 3 digital serial audio interfaces follow a standard I2S or DSP interface as shown in the Fig15.





Fig15 Timing Chart of Serial Audio Interface

#### Playback Input

The serial interface using the ACLKP, ASYNP and ADATP pins accepts the digital serial audio data for the playback purpose. The ACLKP and ASYNP pins can be operated as master or slaver mode. For master mode, these pins work as output pin and generate the standard audio clock and synchronizing signal. For slaver mode, these pins are input mode and accept the standard audio clock and synchronizing signal. The ADATP pin is always input mode regardless of operating mode. One of audio data in left or right channel should be selected for playback audio by the PB\_LRSEL (0x6C). The sampling frequency, bit width and number of audio bit are defined by the PB\_SAMRATE, PB\_BITWID and PB\_BITRATE (0x6C) register.

*Record Output*

To record audio data, the TW2815 provides the digital serial audio data through the ACLKR, ASYNR and ADATR pins. The RM\_SAMRATE, RM\_BITWID and RM\_BITRATE(0x62) registers define the sampling frequency, bit width and number of audio bit. Even though the standard I2S and DSP format can have only 2 audio data on left and right channel, the TW2815 can provide an extended I2S and DSP format which can have 16 channel audio data through ADATR pin. The R\_MULTCH (0x63) defines the number of audio data to be recorded by the ADATR pin. The Fig16 shows the digital serial audio data organization for multi-channel audio.




Fig16 Timing Chart of Multi-channel Audio Record

The following Table5 shows the sequence of audio data to be recorded for each mode of the R\_MULTCH (0x63) register. The sequences of 0 ~ F do not mean actual audio channel number but

represent sequence only. The actual audio channel should be assigned to sequence 0 ~ F by the R\_SEQ\_0 ~ R\_SEQ\_F (0x64 ~ 0x6B) register. When the ADATM pin is used for record via the R\_ADATM (0x63) register, the audio sequence of ADATM is showed also in Table5.

Table5 Sequence of Multi-channel Audio Record

## (a) I2S Format

R_MULTCH	Pin	Left Channel								Right Channel							
0	ADATR	0								8							
	ADATM	F								7							
1	ADATR	0	1							8	9						
	ADATM	F	E							7	6						
2	ADATR	0	1	2	3					8	9	A	B				
	ADATM	F	E	D	C					7	6	5	4				
3	ADATR	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
	ADATM	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0

## (b) DSP Format

R_MULTCH	Pin	Left/Right Channel															
0	ADATR	0	1														
	ADATM	F	E														
1	ADATR	0	1	2	3												
	ADATM	F	E	D	C												
2	ADATR	0	1	2	3	4	5	6	7								
	ADATM	F	E	D	C	B	A	9	8								
3	ADATR	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
	ADATM	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0

*Mix Output*

The digital serial audio data on the ADATM pin has 2 different audio data which are mixing audio and playback audio. The mixing digital serial audio data is the same as analog mixing output. The sampling frequency, bit width and number of audio for the ADATM pin are same as the ADATR pin because the ACLKR and ASYNR pins are shared with the ADATR and ADATM pins.


## Host Interface

### Serial Interface


The two wire serial bus interface is used to allow an external micro-controller to write to or read from the data through the TW2815 register. The SCLK is the serial clock and SDAT is the data line. Both lines are pulled high by the resistors connected to VDD. The SADD[1:0] defines two LSB of the slave device address by tying the SADD pins either to VDD or GND.

Slave Address						R/W	
0	1	0	1	0	SADD[1]	SADD[0]	1 = Read 0 = Write

The TW2815 supports auto index increments in write/read mode if the data are in sequential order. Data transfer rate on the bus is up to 400 Kbits/s.



(a) Write Mode




(b) Read Mode


Fig17 Timing Chart of Serial Interface

## Interrupt Interface

The TW2815 provides the interrupt request function using an IRQ pin so that the host does not need to waste much resource to detect video or audio signal from TW2815. To use interrupt request function, the interrupt request should be enabled by the IRQENA (0x5C) and polarity of the IRQ pin should be selected by the IRQPOL (0x5C). Also, each channel of video and audio detection should be enabled by the AVDET\_ENA (0x5B). Then, the interrupt mode should be defined by the VDET\_MODE and ADET\_MODE (0x5C) that control the time to request interrupt and set the status register AVDET\_STATE (0x5A). The Fig18 shows operation of interrupt when the VDET\_MODE and/or ADET\_MODE are 2 and 3. The IRQ pin is cleared automatically by reading the AVDET\_STATE. When the VDET\_MODE and/or ADET\_MODE is 1 or 2, the status register AVDET\_STATE will also be cleared automatically by reading AVDET\_STATE. However, when the VDET\_MODE and/or ADET\_MODE are 3, the status register AVDET\_STATE will not be cleared automatically, but has the same value as actual status of video and audio detection flag.



(a) Status Register of Automatic Cleared Mode



(b) Status Register same as Video and Audio Detection Flag Mode

Fig18 Timing Diagram of Interrupt Interface

## Control Register

### Register Map

Address				Mnemonic	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
CH1	CH2	CH3	CH4									
0x00	0x10	0x20	0x30	VIDSTAT *	DET_FORMAT*			DET_COLOR*	LOCK_COLOR*	LOCK_GAIN*	LOCK_OFST*	LOCK_HPLL*
0x01	0x11	0x21	0x31	FORMAT	IFMTMAN	IFORMAT			AGC	PEDEST	DET_NONSTD *	DET_FLD60 *
0x02	0x12	0x22	0x32	HDELAY	HDELAY [7:0]							
0x03	0x13	0x23	0x33	HACTIVE	HACTIVE [7:0]							
0x04	0x14	0x24	0x34	VDELAY	HDELAY [7:0]							
0x05	0x15	0x25	0x35	VACTIVE	HACTIVE [7:0]							
0x06	0x16	0x26	0x36	MSB_ACTV	0	0	VACTIVE [8]	VDELAY [8]	HACTIVE [9:8]		HDELAY [9:8]	
0x07	0x17	0x27	0x37	HUE	HUE							
0x08	0x18	0x28	0x38	SAT	SAT							
0x09	0x19	0x29	0x39	CONT	CONT							
0x0A	0x1A	0x2A	0x3A	BRT	BRT							
0x0B	0x1B	0x2B	0x3B	LUMCON	YBWI	COMBMD		YPEAK_MD	YPEAK_GN			
0x0C	0x1C	0x2C	0x3C	COLRCON	0	0	CKILL		CTI_GN			
0x0D	0x1D	0x2D	0x3D	CH_CON	0	BGND_EN	BGND_COLR	ANA_SW	SW_RESET	DUAL_CH	SEL_CH	
0x0E	0x1E	0x2E	0x3E	ANA_FIL	0	0	0	1	0	0	0	1

Note : \* Read only registers



Address				Mnemonic	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
CH1	CH2	CH3	CH4									
0x40				DET_SYNC *	FLD4*	FLD3*	FLD2*	FLD1*	VAV4*	VAV3*	VAV2*	VAV1*
0x41				PEAKAGC1	WPEAK_MD4		WPEAK_MD3		WPEAK_MD2		WPEAK_MD1	
0x42				PEAKAGC2	CHID		WPEAK_REF		WPEAK_RNG		WPEAK_TIME	
0x43				MISC	OE	AUTO_BGND	LIM16	NOVID_656	CLKN_OEB	CLKP_OEB	CLKN_MD	CLKP_MD
0x44				AGC TIME	0	1	0	0	GNTIME		OSTIME	
0x45				HSWIDTH	1	0	HSWIDTH					
0x46				SYNCPOL	FLDMODE		VSMODE	FLDPOL	HSPOL	VSPOL	1	0
0x47				CFILTER	IFCOMP		CLPF		ACCTIME		APCTIME	
0x48				CDEL	0	1	C_CORE		0	CDEL		
0x49				U_GAIN	U_GAIN							
0x4A				V_GAIN	V_GAIN							
0x4B				U_OFF	U_OFF							
0x4C				V_OFF	V_OFF							
0x4D				CLK_MD	CLKN_DEL				CLKP_DEL			
0x4E				CLK_DEL1	GPP_VAL2	MPP_MODE2			GPP_VAL1	MPP_MODE1		
0x4F				CLK_DEL2	GPP_VAL4	MPP_MODE4			GPP_VAL3	MPP_MODE3		
0x50				ADC_PWDN	0	0	A_DAC_PWDN	A_ADC_PWDN	V_ADC_PWDN4	V_ADC_PWDN3	V_ADC_PWDN2	V_ADC_PWDN1
0x51				NOVID_MD	0	0	0	0	NOVID_MD		1	1
0x52				RESERVED	0	0	0	0	0	1	0	1
0x53				RESERVED	0	0	0	0	0	0	0	0
0x54				RESERVED	0	0	0	0	0	0	0	0
0x55				RESERVED	1	0	0	0	0	0	0	0
0x56				RESERVED	0	0	0	0	0	1	1	0
0x57				RESERVED	0	0	0	0	0	0	0	0
0x58				DEV_ID *	1	1	0	0	0	0	0	0
0x59				DEV_ID *	0	0	1	0	0	0	0	0
0x5A				AVDET_STATE*	AVDET_STATE							
0x5B				AVDET_ENA	AVDET_ENA							
0x5C				AVDET_MODE	IRQENA	IRQPOL	1	0	ADET_MODE		VDET_MODE	

Note : \* Read only registers

Address				Mnemonic	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
CH1	CH2	CH3	CH4									
0x60				AIGAIN21	AIGAIN3				AIGAIN2			
0x61				AIGAIN43	AIGAIN1				AIGAIN4			
0x62				RM_CON	CHIP_STAGE		M_RLSWAP	RM_BITRATE	RM_DATMOD	RM_SAMRATE	RM_BITWID	RM_SYNC
0x63				R_MULTCH	0	0	0	0	0	R_ADATM	R_MULTCH	
0x64				R_SEQ10	R_SEQ_1				R_SEQ_0			
0x65				R_SEQ32	R_SEQ_3				R_SEQ_2			
0x66				R_SEQ54	R_SEQ_5				R_SEQ_4			
0x67				R_SEQ76	R_SEQ_7				R_SEQ_6			
0x68				R_SEQ98	R_SEQ_9				R_SEQ_8			
0x69				R_SEQBA	R_SEQ_B				R_SEQ_A			
0x6A				R_SEQDC	R_SEQ_D				R_SEQ_C			
0x6B				R_SEQFE	R_SEQ_F				R_SEQ_E			
0x6C				PB_CON	0	PB_MASTER	PB_LRSEL	PB_BITRATE	PB_DATMOD	PB_SAMRATE	PB_BITWID	PB_SYNC
0x6D				MIX_MUTE	0	0	MIX_DERATIO	MIX_MUTE				
0x6E				MIX_RATIO21	MIX_RATIO2				MIX_RATIO1			
0x6F				MIX_RATIO43	MIX_RATIO4				MIX_RATIO3			
0x70				AOGAIN	AOGAIN				MIX_RATIO_P			
0x71				MIX_OUTSEL	HSCL_LPF	VSCL_ENA	VSCL_SYNC	MIX_OUTSEL				
0x72				ADET	ADET_MTH	ADET_FILTER			ADET_TH4[4]	ADET_TH3[4]	ADET_TH2[4]	ADET_TH1[4]
0x73				ADET_TH21	ADET_TH2[3:0]				ADET_TH1[3:0]			
0x74				ADET_TH43	ADET_TH4[3:0]				ADET_TH3[3:0]			
0x75				CIF_54M	0	0	0	0	CIF_54M4	CIF_54M3	CIF_54M2	CIF_54M1

Note : \* Read only registers

**Recommended Value**

Address				Mnemonic	NTSC	PAL	Non-realtime
CH1	CH2	CH3	CH4				
0x00	0x10	0x20	0x30	VIDSTAT *	8'h00		
0x01	0x11	0x21	0x31	FORMAT	C8	88	
0x02	0x12	0x22	0x32	HDELAY	20		
0x03	0x13	0x23	0x33	HACTIVE	D0		
0x04	0x14	0x24	0x34	VDELAY	06	05	
0x05	0x15	0x25	0x35	VACTIVE	F0	20	
0x06	0x16	0x26	0x36	MSB_ACTV	08	28	
0x07	0x17	0x27	0x37	HUE	80		
0x08	0x18	0x28	0x38	SAT	80		
0x09	0x19	0x29	0x39	CONT	80		
0x0A	0x1A	0x2A	0x3A	BRT	80		
0x0B	0x1B	0x2B	0x3B	LUMCON	02	82	
0x0C	0x1C	0x2C	0x3C	COLRCON	06		
0x0D	0x1D	0x2D	0x3D	OUTFMT	00		
0x0E	0x1E	0x2E	0x3E	RESERVED	11		
	0x40			DET_SYNC *	00		
	0x41			PEAKAGC1	00		
	0x42			PEAKAGC2	00		
	0x43			MISC	C0		
	0x44			AGCTIME	45		4F
	0x45			HSWIDTH	A0		
	0x46			SYNCPOL	D0		10
	0x47			CFILTER	2F		
	0x48			CDEL	64		
	0x49			U_GAIN	80		
	0x4A			V_GAIN	80		
	0x4B			U_OFF	82		
	0x4C			V_OFF	82		
	0x4D			CLK_CON	80		
	0x4E			MPP_MODE1	00		
	0x4F			MPP_MODE2	00		
	0x50			ADC_PWDN	00		
	0x51			NOVID_MD	0F		00
	0x52			RESERVED	05		
	0x53			RESERVED	00		
	0x54			RESERVED	00		
	0x55			RESERVED	80		88
	0x56			RESERVED	06		
	0x57			RESERVED	00		
	0x58			DEV_ID *	C0		
	0x59			DEV_ID *	20		
	0x5A			STATE_DET	00		
	0x5B			AVDET_ENA	FF		
	0x5C			DET_MODE	AF		
	0x60			AIGAIN21	88		
	0x61			AIGAIN43	88		
	0x62			RM_CON	C0		
	0x63			R_MULTCH	00		
	0x64			R_SEQ10	10		
	0x65			R_SEQ32	32		

Address				Mnemonic	NTSC	PAL	Non-realtime
CH1	CH2	CH3	CH4				
			0x66	R_SEQ54	54		
			0x67	R_SEQ76	76		
			0x68	R_SEQ98	98		
			0x69	R_SEQBA	BA		
			0x6A	R_SEQDC	DC		
			0x6B	R_SEQFE	FE		
			0x6C	PB_CON	00		
			0x6D	MIX_MUTE	00		
			0x6E	MIX_RATIO21	88		
			0x6F	MIX_RATIO43	88		
			0x70	AOGAIN	88		
			0x71	MIX_OUTSEL	11		
			0x72	ADET	40		
			0x73	ADET_TH21	88		
			0x74	ADET_TH43	88		
			0x75	OUT_54M	00		

Note : Blanks is the same value as NTSC value

## Register Description

CH	Index	Video Status Flag (Read only)							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x00	DET_ FORMAT			DET_ COLOR	LOCK_ COLOR	LOCK_ GAIN	LOCK_ OFST	LOCK_ HPLL
2	0x10								
3	0x20								
4	0x30								

DET\_FORMAT Status of video standard detection (Read only)

- 0 PAL-B/D
- 1 PAL-M
- 2 PAL-N
- 3 PAL-60
- 4 NTSC-M
- 5 NTSC-4.43
- 6 NTSC-N

DET\_COLOR Status of color detection (Read only)

- 0 Color is not detected
- 1 Color is detected

LOCK\_COLOR Status of locking for color demodulation loop (Read only)

- 0 Color demodulation loop is not locked
- 1 Color demodulation loop is locked

LOCK\_GAIN Status of locking for AGC loop (Read only)

- 0 AGC loop is not locked
- 1 AGC loop is locked

LOCK\_OFST Status of locking for clamping loop (Read only)

- 0 Clamping loop is not locked
- 1 Clamping loop is locked

LOCK\_HPLL Status of locking for horizontal PLL (Read only)

- 0 Horizontal PLL is not locked
- 1 Horizontal PLL is locked

CH	Index	Input Video Format								
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x01	IFMTMAN	IFORMAT				AGC	PEDEST	DET_ NONSTD *	DET_ FLD60 *
2	0x11									
3	0x21									
4	0x31									

Notes : \* Read only bits

- IFMTMAN**      Setting video standard manually with IFORMAT
- 0    Detect video standard automatically according to incoming video signal (default)
  - 1    Video standard is selected with IFORMAT
- IFORMAT**      Force the device to operate in a particular video standard when IFMTMAN is high or to free-run in a particular video standard on no-video status when IFMTMAN is low
- 0    PAL-B/D (default)
  - 1    PAL-M
  - 2    PAL-N
  - 3    PAL-60
  - 4    NTSC-M
  - 5    NTSC-4.43
  - 6    NTSC-N
- AGC**            Enable the AGC
- 0    Disable the AGC (default)
  - 1    Enable the AGC
- PEDEST**        Enable gain correction for 7.5 IRE black (pedestal) level
- 0    No pedestal level (0 IRE is ITU-R BT.656 code 16) (default)
  - 1    7.5 IRE setup level (7.5 IRE is ITU-R BT.656 code 16)
- DET\_NONSTD**    Status of non-standard video detection (*Read only*)
- 0    The incoming video source is standard
  - 1    The incoming video source is non-standard
- DET\_FLD60**     Status of field frequency of incoming video (*Read only*)
- 0    50Hz field frequency
  - 1    60Hz field frequency

CH	Index	Horizontal Delay Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x06	0	0	VACTIVE[8]	VDELAY[8]	HACITIVE[9:8]	HDELAY[9:8]		
2	0x16								
3	0x26								
4	0x36								
1	0x02	HDELAY[7:0]							
2	0x12								
3	0x22								
4	0x32								

**HDELAY** This 10bit register defines the starting location of horizontal active pixel. A unit is 1 pixel. The default value is decimal 32.

CH	Index	Horizontal Active Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x06	0	0	VACTIVE[8]	VDELAY[8]	HACITIVE[9:8]	HDELAY[9:8]		
2	0x16								
3	0x26								
4	0x36								
1	0x03	HACTIVE[7:0]							
2	0x13								
3	0x23								
4	0x33								

**HACTIVE** This 10bit register defines the number of horizontal active pixel. A unit is 1 pixel. The default value is decimal 720.

CH	Index	Vertical Delay Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x06	0	0	VACTIVE[8]	VDELAY[8]	HACITIVE[9:8]	HDELAY[9:8]		
2	0x16								
3	0x26								
4	0x36								
1	0x04	VDELAY[7:0]							
2	0x14								
3	0x24								
4	0x34								

**VDELAY** This 9bit register defines the starting location of vertical active. A unit is 1 line. The default value is decimal 6.

CH	Index	Vertical Active Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x06	0	0	VACTIVE[8]	VDELAY[8]	HACITIVE[9:8]	HDELAY[9:8]		
2	0x16								
3	0x26								
4	0x36								
1	0x05	VACTIVE[7:0]							
2	0x15								
3	0x25								
4	0x35								

**VACTIVE** This 9bit register defines the number of vertical active lines. A unit is 1 line. The default value is decimal 240.



CH	Index	Hue Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x07	HUE							
2	0x17								
3	0x27								
4	0x37								

HUE Control the hue information. The resolution is 1.4° / LSB.

0	-180°
:	:
128	0° (default)
:	:
255	180°

CH	Index	Saturation Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x08	SAT							
2	0x18								
3	0x28								
4	0x38								

SAT Control the color saturation. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %

CH	Index	Contrast Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x09	CONT							
2	0x19								
3	0x29								
4	0x39								

CONT Control the contrast. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %

CH	Index	Brightness Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x0A	BRT							
2	0x1A								
3	0x2A								
4	0x3A								

BRT Control the brightness. The resolution is 0.2IRE / LSB.

0	-25 IRE
:	:
128	0 (default)
:	:
255	25 IRE

CH	Index	Luminance Peaking Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x0B	YBWI	COMBMD	YPEAK_ MD	YPEAK_GN				
2	0x1B								
3	0x2B								
4	0x3B								

YBWI            Select the luminance trap filter mode  
                   0    Narrow bandwidth trap filter mode (default)  
                   1    Wide bandwidth trap filter mode

COMBMD        Select the adaptive comb filter mode  
                   0,1 Adaptive comb filter mode (default)  
                   2    Force trap filter mode  
                   3    Not supported

YPEAK\_MD      Select the luminance peaking frequency band  
                   0    4~5 MHz frequency band (default)  
                   1    2~4 MHz frequency band

YPEAK\_GN      Control the luminance peaking gain  
                   0    No peaking (default)  
                   1    12.5 %  
                   2    25 %  
                   3    37.5 %  
                   4    50 %  
                   5    62.5 %  
                   6    75 %  
                   7    87.5 %  
                   8    100 %  
                   9    112.5 %  
                   10 125 %  
                   11 137.5 %  
                   12 150 %  
                   13 162.5 %  
                   14 175 %  
                   15 187.5 %

CH	Index	Color Killer and CTI Control							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x0C	0	0	CKILL			CTI_GN		
2	0x1C								
3	0x2C								
4	0x3C								

**CKIL**            Control the color killing mode

- 0,1 Auto detection mode (default)
- 2 Color is always alive
- 3 Color is always killed

**CTI\_GN**        Control the CTI gain

- 0 No CTI
- 1 12.5 %
- 2 25 %
- 3 37.5 %
- 4 50 %
- 5 62.5 %
- 6 75 % (default)
- 7 87.5 %
- 8 100 %
- 9 112.5 %
- 10 125 %
- 11 137.5 %
- 12 150 %
- 13 162.5 %
- 14 175 %
- 15 187.5 %

CH	Index	Channel Control						
		[7]	[6]	[5]	[4]	[3]	[2]	[1]
1	0x0D	0	BGNDEN	BGNDCLR	0	SW_ RESET	DUAL_CH	SEL_CH
2	0x1D							
3	0x2D							
4	0x3D							

**BGNDEN** Control the background color on/off

- 0 Normal video image is displayed (default)
- 1 Background color is displayed

**BGNDCLR** Select the background color only if BGNDEN bit is high

- 0 Blue color (default)
- 1 Black color

**SW\_RESET** Reset the system by software except control registers.  
This bit is self-clearing in a few clocks after enabled.

- 0 Normal operation (default)
- 1 Enable soft reset

**DUAL\_CH** Enable dual ITU-R BT.656 format with time-multiplexed 54MHz

- 0 Standard ITU-R BT.656 format (default)
- 1 Dual ITU-R BT.656 format with time-multiplexed 54MHz

**SEL\_CH** Select another channel output to be multiplexed with its own channel on each VD pins

- 0 CH1 output (default)
- 1 CH2 output
- 2 CH3 output
- 3 CH4 output

CH	Index	Reserved							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x0E	0	0	0	1	0	0	0	1
2	0x1E								
3	0x2E								
4	0x3E								

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	Vertical Sync and Field Flag ( <i>Read only</i> )							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x40	FLD				VAV			

FLD                    Status of the field flag for corresponding channel (*Read only*)

FLD[3:0] stands for CH4 to CH1.

0    Odd field when FLDPOL (0x46) = 1

1    Even field when FLDPOL (0x46) = 1

VAV                    Status of the vertical active video signal for corresponding channel (*Read only*)

VAV[3:0] stands for CH4 to CH1.

0    Vertical blanking time

1    Vertical active time

Index	Automatic White Peak Control Mode							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x41	WPEAK_MD4		WPEAK_MD3		WPEAK_MD2		WPEAK_MD1	

- WPEAK\_MD** Select the automatic white peak control mode.  
WPEAK\_MD1~4 stands for CH1 to CH4.
- 0 No automatic white peak control (default)
  - 1 Suppress the excessive white peak level into WPEAK\_REF level
  - 2 Increase the low level into WPEAK\_REF level
  - 3 Suppress and Increase the input level into WPEAK\_REF level

Index	Automatic White Peak Control Parameter							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x42	CHID_MD		WPEAK_REF		WPEAK_RNG		WPEAK_TIME	

- CHID\_MD** Select the Channel ID format for time-multiplexed 54MHz output
- 0 No channel ID (default)
  - 1 CHID with the specific ITU-R BT.656 Sync Code
  - 2 CHID with the specific horizontal blanking code
  - 3 CHID with the specific ITU-R BT.656 sync & horizontal blanking code

- WPEAK\_REF** Control the white peak reference level for automatic white peak control
- 0 100 IRE (default)
  - 1 110 IRE
  - 2 130 IRE
  - 3 140 IRE

- WPEAK\_RNG** Control the range of automatic white peak control
- 0 -3 ~ 3 dB (default)
  - 1 -6 ~ 6 dB
  - 2,3 -9 ~ 9 dB

- WPEAK\_TIME** Control the time constant of automatic white peak control loop
- 0 Slower (default)
  - 1 Slow
  - 2 Fast
  - 3 Faster

Index	Miscellaneous Function Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x43	OE	AUTO_BGND	LIM16	NOVID_656	CLKN_OEB	CLKP_OEB	CLKN_MD	CLKP_MD

OE	Control the tri-state of output pin 0 Outputs are Tri-state except clock output (CLKPO, CLKNO) pin (default) 1 Outputs are enabled
AUTO_BGND	Enable the auto background mode when No-video is detected 0 Disable the auto background mode (default) 1 Enable the auto background mode
LIM16	Control the output range 0 Output ranges are limited to 2 ~ 254 (default) 1 Output ranges are limited to 16 ~ 239
NOVID_656	Select the optional set of 656 SAV/EAV code for No-video status 0 Normal ITU-R BT.656 SAV/EAV code (default) 1 An optional set of ITU-R BT.656 SAV/EAV code for No-video status
CLKN_OEB	Control the tri-state of CLKNO pin 0 Output is enabled (default) 1 Output is Tri-state
CLKP_OEB	Control the tri-state of CLKPO pin 0 Output is enabled (default) 1 Output is Tri-state
CLKN_MD	Control the clock frequency of CLKNO pin 0 27MHz (default) 1 54MHz
CLKP_MD	Control the clock frequency of CLKPO pin 0 27MHz (default) 1 54MHz



Index	AGC and Clamp Loop Time Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x44	0	1	0	0	GNTIME		OSTIME	

GNTIME Control the time constant of gain tracking loop

- 0 Slower
- 1 Slow (default)
- 2 Fast
- 3 Faster

OSTIME Control the time constant of offset tracking loop

- 0 Slower
- 1 Slow (default)
- 2 Fast
- 3 Faster

Index	Horizontal Sync Pulse Width Control								
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x45	1	0	HSWIDTH						

**HSWIDTH** Define the width of horizontal sync output.  
A unit is 1 pixel. The default value is decimal 32.

Index	Sync Pulse Polarity Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x46	FLDMODE		VSMODE	FLDPOL	HSPOL	VSPOL	1	0

**FLDMODE** Select the field flag generation mode

- 0 Field flag is detected from incoming video (default)
- 1 Field flag is generated from small accumulator of detected field
- 2 Field flag is generated from medium accumulator of detected field
- 3 Field flag is generated from large accumulator of detected field

**VSMODE** Control the VS and field flag timing

- 0 VS and field flag is aligned with vertical sync of incoming video (default)
- 1 VS and field flag is aligned with HS

**FLDPOL** Select the FLD polarity

- 0 Odd field is high (default)
- 1 Even field is high

**HSPOL** Select the HS polarity

- 0 Low for sync duration (default)
- 1 High for sync duration

**VSPOL** Select the VS polarity

- 0 Low for sync duration (default)
- 1 High for sync duration

Index	Color Filter Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x47	IFCOMP		CLPF		ACCTIME		APCTIME	

IFCOMP Select the IF-compensation filter mode

- 0 No compensation (default)
- 1 +1 dB/ MHz
- 2 +2 dB/ MHz
- 3 +3 dB/ MHz

CLPF Select the Color LPF mode

- 0 550KHz bandwidth
- 1 750KHz bandwidth (default)
- 2 950KHz bandwidth
- 3 1.1MHz bandwidth

ACCTIME Control the time constant of auto color control loop

- 0 Slower
- 1 Slow
- 2 Fast
- 3 Faster (default)

APCTIME Control the time constant of auto phase control loop

- 0 Slower
- 1 Slow
- 2 Fast
- 3 Faster (default)

Index	Chroma Coring and Delay Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x48	0	1	C_CORE		0	CDEL		

- C\_CORE** Coring to reduce the noise in the chrominance
- 0 No coring
  - 1 Coring value is within 128 +/- 1 range
  - 2 Coring value is within 128 +/- 2 range (default)
  - 3 Coring value is within 128 +/- 4 range

- CDEL** Adjust the group delay of chrominance path relative to luminance
- 0 -2.0 pixel
  - 1 -1.5 pixel
  - 2 -1.0 pixel
  - 3 -0.5 pixel
  - 4 0.0 pixel (default)
  - 5 0.5 pixel
  - 6 1.0 pixel
  - 7 1.5 pixel

Index	U Gain							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x49	U_GAIN							

U\_GAIN                    Adjust gain for U (or Cb) component. The resolution is 0.8% / LSB.

                          0    0 %

                          :    :

                          128 100 % (default)

                          :    :

                          255 200 %

Index	V Gain							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4A	V_GAIN							

V\_GAIN                    Adjust gain for V (or Cr) component. The resolution is 0.8% / LSB.

                          0    0 %

                          :    :

                          128 100% (default)

                          :    :

                          255 200%

Index	U Offset							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4B	U_OFF							

U\_OFF                    U (or Cb) offset adjustment register. The resolution is 0.4% / LSB.  
 0    -50 %  
 :    :  
 128 0 % (default)  
 :    :  
 255 50 %

Index	V Offset							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4C	V_OFF							

V\_OFF                    V (or Cr) offset adjustment register. The resolution is 0.4% / LSB.  
 0    -50 %  
 :    :  
 128 0 % (default)  
 :    :  
 255 50 %

Index	Clock Output Delay Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4D	CLKN_DEL				CLKP_DEL			

**CLKN\_DEL**            Control the clock delay of CLKNO pin.  
 The delay can be controlled with 1ns step for 54MHz / 2ns step for 27MHz.  
 The default value is "0".

**CLKP\_DEL**            Control the clock delay of CLKPO pin.  
 The delay can be controlled with 1ns step for 54MHz / 2ns step for 27MHz.  
 The default value is "0".

Index	MPP Pin Output Mode Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4E	GPP_VAL2	MPP_MODE2			GPP_VAL1	MPP_MODE1		
0x4F	GPP_VAL4	MPP_MODE4			GPP_VAL3	MPP_MODE3		

GPP\_VAL            Select the general purpose value through the MPP pin

0    "0" value (default)

1    "1" value

MPP\_MODE        Select the output mode for MPP pins

0    Horizontal sync output (default)

1    Vertical sync output

2    Field flag output

3    Horizontal active signal output

4    Vertical active & horizontal active signal output

5    No video flag

6    Digital serial audio mixing data same as ADATM pin

7    GPP\_VAL



Index	ADC Power Down							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x50	0	0	A_DAC_PWDN	A_ADC_PWDN	V_ADC_PDWN			

A\_DAC\_PWDN      Power down the audio DAC.  
 0    Normal operation (default)  
 1    Power down

A\_ADC\_PWDN      Power down the audio ADC.  
 0    Normal operation (default)  
 1    Power down

V\_ADC\_PWDN      Power down the video ADC.  
 V\_ADC\_PWDN[3:0] stands for CH4 to CH1.  
 0    Normal operation (default)  
 1    Power down

Index	NO-Video Mode Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x51	0	0	0	0	NOVID_MD		1	1

NOVID\_MD        Select the No-video flag generation mode  
 0    Faster  
 1    Fast  
 2    Slow  
 3    Slower (default)

Index	Reserved							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x52	0	0	0	0	0	1	0	1
0x53	0	0	0	0	0	0	0	0
0x54	0	0	0	0	0	0	0	0
0x55	1	0	0	0	0	0	0	0
0x56	0	0	0	0	0	1	1	0
0x57	0	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	Device and Revision ID Flag ( <i>Read only</i> )							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x58	DEV_ID[6:5]		0	0	0	0	0	0
0x59	DEV_ID[4:0]					REV_ID		

DEV\_ID                    The TW2815 product ID code is "7'b1100100". (*Read only*)

REV\_ID                    The revision number is "3'b000". (*Read only*)

Index	State of Video and Audio Detection							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x5A	AVDET_STATE							

AVDET\_STATE      State of Video and Audio detection.  
These bit is activated according VDET\_MODE and ADET\_MODE.  
[0] : Video input VIN1.  
[1] : Video input VIN2.  
[2] : Video input VIN3.  
[3] : Video input VIN4.  
[4] : Audio input AIN1.  
[5] : Audio input AIN2.  
[6] : Audio input AIN3.  
[7] : Audio input AIN4.

0    Inactivated  
1    Activated

Index	Enable Video and Audio Detection							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x5B	AVDET_ENA							

AVDET\_ENA      Enable state register updating and interrupt request of video and audio detection for each input.

[0] : Video input VIN1.

[1] : Video input VIN2.

[2] : Video input VIN3.

[3] : Video input VIN4.

[4] : Audio input AIN1.

[5] : Audio input AIN2.

[6] : Audio input AIN3.

[7] : Audio input AIN4.

0    Disable state register updating and interrupt request

1    Enable state register updating and interrupt request (default)

Index	Video and Audio Detection Mode							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x5C	IRQENA	IRQPOL	1	0	ADET_MODE		VDET_MODE	

- IRQENA** Enable/Disable the interrupt request through the IRQ pin.
- 0 Disable (default)
  - 1 Enable
- IRQPOL** Select the polarity of interrupt request through the IRQ pin.
- 0 Falling edge requests the interrupt and keeps its state until cleared (default)
  - 1 Rising edge requests the interrupt and keeps its state until cleared
- ADET\_MODE** Define the polarity of state register and interrupt request for audio detection.
- 0 No interrupt request by the audio detection
  - 1 Make the interrupt request rising only when the audio signal comes in
  - 2 Make the interrupt request falling only when the audio signal goes out
  - 3 Make the interrupt request rising and falling when the audio comes in and goes out (default)
- VDET\_MODE** Define the polarity of state register and interrupt request for video detection.
- 0 No interrupt request by the video detection
  - 1 Make the interrupt request rising only when the video signal comes in
  - 2 Make the interrupt request falling only when the video signal goes out
  - 3 Make the interrupt request rising and falling when the video comes in and goes out (default)

Index	Analog Audio Input Gain							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x60	AIGAIN3				AIGAIN2			
0x61	AIGAIN1				AIGAIN4			

AIGAIN Select the amplifier's gain for each analog audio input AIN1 ~ AIN4.

0	0.25
1	0.31
2	0.38
3	0.44
4	0.50
5	0.63
6	0.75
7	0.88
8	1.00 (default)
9	1.25
10	1.50
11	1.75
12	2.00
13	2.25
14	2.50
15	2.75

Index	Serial Record and Mix Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x62	CHIP_STAGE		M_RLSWAP	RM_BITRATE	RM_DATMOD	RM_SAMRATE	RM_BITWID	RM_SYNC

CHIP_STAGE	Define the stage of chip for multi-chip operation.
	0 Middle stage chip of multi-chip operation
	1 The first stage chip of multi-chip operation
	2 The last stage chip of multi-chip operation
	3 Single chip operation (default)
M_RLSWAP	Define the sequence of mixing and playback audio data on the ADATM pin.
	0 Mixing audio on left channel and playback audio on right channel (default)
	1 Playback audio on left channel and mixing audio on right channel
RM_BITRATE	Define the bit rate for record and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.
	0 256 bit per sample period (256fs) (default)
	1 384 bit per sample period (384fs)
RM_DATMOD	Define the data mode on the ADATR and ADATM pin.
	0 2's complement data mode (default)
	1 Straight binary data mode
RM_SAMRATE	Define the sample rate for record and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.
	0 8KHz (default)
	1 16KHz
RM_BITWID	Define the bit width for record and mixing audio on the ADATR and ADATM pin.
	0 16 bit (default)
	1 8 bit
RM_SYNC	Define the digital serial audio data format for record and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.
	0 I2S format (default)
	1 DSP format

Index	Number of Audio to be Recorded							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x63	0	0	0	0	0	R_ADATM	R_MULTCH	

R\_ADATM            Select the output mode for the ADATM pin.  
0    Digital serial data of mixing audio (default)  
1    Digital serial data of record audio

R\_MULTCH           Define the number of audio for record on the ADATR pin.  
0    2 audios (default)  
1    4 audios  
2    8 audios  
3    16 audios



Index	Sequence of Audio to be Recorded							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x64	R_SEQ_1				R_SEQ_0			
0x65	R_SEQ_3				R_SEQ_2			
0x66	R_SEQ_5				R_SEQ_4			
0x67	R_SEQ_7				R_SEQ_6			
0x68	R_SEQ_9				R_SEQ_8			
0x69	R_SEQ_B				R_SEQ_A			
0x6A	R_SEQ_D				R_SEQ_C			
0x6B	R_SEQ_F				R_SEQ_E			

**R\_SEQ**

Define the sequence of record audio on the ADATR pin.

Refer to the Fig16 and Table5 for the detail of the R\_SEQ\_0 ~ R\_SEQ\_F.

The default value of R\_SEQ\_0 is "0", R\_SEQ\_1 is "1", ... and R\_SEQ\_F is "F".

```

0  AIN1
1  AIN2
:  :
:  :
14 AIN15
15 AIN16

```

Index	Serial Playback Control							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x6C	0	PB_MASTER	PB_LRSEL	PB_BITRATE	PB_DATMOD	PB_SAMRATE	PB_BITWID	PB_SYNC

PB_MASTER	Define the operation mode of the ACLKP and ASYNP pin for playback. 0 Slaver mode (ACLKP and ASYNP is input mode) (default) 1 Master mode (ACLKP and ASYNP is output mode)
PB_LRSEL	Select the channel for playback. 0 Left channel audio is used for playback input. (default) 1 Right channel audio is used for playback input.
PB_BITRATE	Define the bit rate for playback audio on the ACLKP, ASYNP and ADATP pin. 0 256 bit per sample period (256fs) (default) 1 384 bit per sample period (384fs)
PB_DATMOD	Define the data mode on the ADATP pin. 0 2's complement data mode (default) 1 Straight binary data mode
PB_SAMRATE	Define the sample rate for playback audio on the ACLKP, ASYNP and ADATP pin. 0 8KHz (default) 1 16KHz
PB_BITWID	Define the bit width for playback audio on the ADATP pin. 0 16 bit (default) 1 8 bit
PB_SYNC	Define the digital serial audio data format for playback audio on the ACLKP, ASYNP and ADATP pin. 0 I2S format (default) 1 DSP format

Index	Mix Mute Control								
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x6D	0	0	MIX_ DERATIO	MIX_MUTE					

MIX\_DERATIO      Disable the mixing ratio value for all audio.  
 0    Apply individual mixing ratio value for each audio (default)  
 1    Apply nominal value for all audio commonly

MIX\_MUTE      Enable the mute function for each audio. It effects only for mixing.  
 MIX\_MUTE[0] : Audio input AIN1.  
 MIX\_MUTE[1] : Audio input AIN2.  
 MIX\_MUTE[2] : Audio input AIN3.  
 MIX\_MUTE[3] : Audio input AIN4.  
 MIX\_MUTE[4] : Playback audio input.  
 It effects only for single chip or the last stage chip  
 0    Normal  
 1    Muted (default)

Index	Mix Ratio Value							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x6E	MIX_RATIO2				MIX_RATIO1			
0x6F	MIX_RATIO4				MIX_RATIO3			
0x70	AOGAIN				MIX_RATIO_P			

**MIX\_RATIO**

Define the ratio values for audio mixing.

MIX\_RATIO1 : Audio input AIN1.

MIX\_RATIO2 : Audio input AIN2.

MIX\_RATIO3 : Audio input AIN3.

MIX\_RATIO4 : Audio input AIN4.

MIX\_RATIO\_P : Playback audio input.

It effects only for single chip or the last stage chip.

0	0.25
1	0.31
2	0.38
3	0.44
4	0.50
5	0.63
6	0.75
7	0.88
8	1.00 (default)
9	1.25
10	1.50
11	1.75
12	2.00
13	2.25
14	2.50
15	2.75

Index	Analog Audio Output Gain							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x70	AOGAIN				MIX_RATIOP			

AOGAIN Define the amplifier gain for analog audio output.

0	0.25
1	0.31
2	0.38
3	0.44
4	0.50
5	0.63
6	0.75
7	0.88
8	1.00 (default)
9	1.25
10	1.50
11	1.75
12	2.00
13	2.25
14	2.50
15	2.75

Index	Mix Output Selection								
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x71	HACL_LPF	VSCL_ENA	VSCL_SYNC	MIX_OUTSEL					

**HACL\_LPF** Enable the horizontal LPF for CIF time-multiplexed format with 54MHz.  
 0 Full bandwidth (default)  
 1 3.375MHz bandwidth

**VSCL\_ENA** Enable the vertical scaler for CIF time-multiplexed format with 54MHz.  
 0 Full size for vertical direction (default)  
 1 Half size for vertical direction

**VSCL\_SYNC** Enable the optional ITU-R BT.656 sync code format.  
 0 Standard ITU-R BT.656 sync code (default)  
 1 Skip ITU-R BT.656 sync code for non-valid vertical line

**MIX\_OUTSEL** Define the final audio output for analog and digital mixing out.

- 0 Select record audio of channel 1
- 1 Select record audio of channel 2
- 2 Select record audio of channel 3
- 3 Select record audio of channel 4
- 4 Select record audio of channel 5
- 5 Select record audio of channel 6
- 6 Select record audio of channel 7
- 7 Select record audio of channel 8
- 8 Select record audio of channel 9
- 9 Select record audio of channel 10
- 10 Select record audio of channel 11
- 11 Select record audio of channel 12
- 12 Select record audio of channel 13
- 13 Select record audio of channel 14
- 14 Select record audio of channel 15
- 15 Select record audio of channel 16
- 16 Select playback audio
- 17 Select mixed audio (default)

Index	Audio Detection Period							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x72	ADET_MTH	ADET_FILT			ADET_TH4[4]	ADET_TH3[4]	ADET_TH2[4]	ADET_TH1[4]

ADET\_MTH            Define the audio detection method.

0    Detect audio if absolute amplitude is greater than threshold (default)

1    Detect audio if differential amplitude is greater than threshold

ADET\_FILT            Select the filter for audio detection

0    Wide LPF (default)

  .    .

  .    .

7    Narrow LPF

Index	Audio Detection Threshold							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x72	ADET_MTH	ADET_FILT			ADET_TH4[4]	ADET_TH3[4]	ADET_TH2[4]	ADET_TH1[4]
0x73	ADET_TH2[3:0]				ADET_TH1[3:0]			
0x74	ADET_TH4[3:0]				ADET_TH3[3:0]			

ADET\_TH Define the threshold value for audio detection.

ADET\_TH1 : Audio input AIN1.

ADET\_TH2 : Audio input AIN2.

ADET\_TH3 : Audio input AIN3.

ADET\_TH4 : Audio input AIN4.

0 Low value (default)

· ·

· ·

31 High value



Index	Four Channel CIF Time-multiplexed Format							
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x75	0	0	0	0	CIF_54M4	CIF_54M3	CIF_54M2	CIF_54M1

CIF\_54M                    Enable four channel CIF time-multiplexed format with 54MHz  
CIF\_54M1~4 stands for CH1 to CH4.  
0    Standard ITU-R BT.656 format (default)  
1    Four channel CIF time-multiplexed format with 54MHz

## Electrical Information

### Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Units
VDDV (measured to VSSV)	VDD <sub>VM</sub>	-0.5		2.3	V
VDDA (measured to VSSA)	VDD <sub>AM</sub>	-0.5		2.3	V
VDDI (measured to VSS)	VDD <sub>IM</sub>	-0.5		2.3	V
VDDO (measured to VSS)	VDD <sub>OM</sub>	-0.5		4.5	V
Digital Input/Output Voltage	-	-0.5		4.5	V
Analog Input Voltage	-	-0.5		2.0	V
Storage Temperature	T <sub>S</sub>	-65		150	° C
Junction Temperature	T <sub>J</sub>	0		125	° C
Vapor Phase Soldering (15 Seconds)	T <sub>VSOL</sub>			220	° C

Note : Long-term exposure to absolute maximum ratings may affect device reliability, and permanent damage may occur if operate exceeding the rating. The device should be operated under recommended operating condition.

### Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
VDDV (measured to VSSV)	VDD <sub>V</sub>	1.62	1.8	1.98	V
VDDA (measured to VSSA)	VDD <sub>A</sub>	1.62	1.8	1.98	V
VDDI (measured to VSS)	VDD <sub>I</sub>	1.62	1.8	1.98	V
VDDO (measured to VSS)	VDD <sub>O</sub>	3.0	3.3	3.6	V
Analog Input Voltage(AC coupling required)	V <sub>AIN</sub>	0	0.5	1.0	V
Ambient Operating Temperature	T <sub>A</sub>	0		70	° C

Note : Power On/Off sequence should keep the following rule.

- Apply power to VDDV, VDDA, VDDI and VDDO at the same time
- If it is difficult to apply the power to these pins at the same time, apply the power to VDDO first and to VDDV, VDDA, VDDA later.
- Cut the power of VDDV, VDDA, VDDI and VDDO at the same time
- If it is difficult to cut the power of these pins at the same time, cut the power of VDDV, VDDA, VDDI first and of VDDO later.

**DC Electrical Parameters**

Parameter	Symbol	Min	Typ	Max	Units
Digital Inputs					
Input High Voltage (TTL)	$V_{IH}$	2.0		5.5	V
Input Low Voltage (TTL)	$V_{IL}$	-0.3		0.8	V
Input Leakage Current (@ $V_I=2.5V$ or $0V$ )	$I_L$			$\pm 10$	$\mu A$
Input Capacitance	$C_{IN}$		6		pF
Digital Outputs					
Output High Voltage	$V_{OH}$	2.4			V
Output Low Voltage	$V_{OL}$			0.4	V
High Level Output Current (@ $V_{OH}=2.4V$ )	$I_{OH}$	6.3	12.8	21.2	mA
Low Level Output Current (@ $V_{OL}=0.4V$ )	$I_{OL}$	4.9	7.4	9.8	mA
Tri-state Output Leakage Current (@ $V_O=2.5V$ or $0V$ )	$I_{OZ}$			$\pm 10$	$\mu A$
Output Capacitance	$C_O$		6		pF
Analog Pin Input Capacitance	$C_A$		6		pF
Supply Current					
Analog Video Supply Current (VDDV, 1.8V)	$I_{DDV}$		30	33	mA
Analog Audio Supply Current (VDDA, 1.8V)	$I_{DDA}$		10	11	mA
Digital Internal Supply Current (VDDI, 1.8V)	$I_{DDI}$		200	220	mA
Digital I/O Supply Current (VDDO, 3.3V)	$I_{DDO}$		20	22	mA
Total Power Dissipation	P		500	550	mW

## AC Electrical Parameters

### CLK54I and Video Data/Sync Timing

Parameter	Symbol	Min	Typ	Max	Units
Delay from CLK54I to CLKP/N (27MHz)	1	24		30	ns
Hold from CLKP/N to Video Data/Sync (27MHz)	2a	16			ns
Delay from CLKP/N to Video Data/Sync (27MHz)	2b			20	ns
Delay from CLK54I to CLKP/N (54MHz)	3	12		18	ns
Hold from CLKP/N to Video Data/Sync (54MHz)	4a	7			ns
Delay from CLKP/N to Video Data/Sync (54MHz)	4b			11	ns

Note : CLKP/N timing is related with CLKP\_DEL, CLKN\_DEL (0x4D) register value. The following timing diagram is illustrated in the case that the CLKP/N\_DEL is set to "4'h8".






Fig19 CLK54I and Video Data Timing Diagram

**Digital Serial Audio Interface Timing**

Parameter	Symbol	Min	Typ	Max	Units
ASYNR,ADATR,ADATM propagation delay	$T_{A\_pd}$			100	ns
ACLKP pulse duration	$T_{A\_w}$	100			ns
ASYNP, ADATP setup time	$T_{A\_su}$	100			ns
ASYNP, ADATP hold time	$T_{A\_h}$	100			ns



(a) Record and Mix Audio



(b) Playback Audio

Fig20 Timing Diagram of Digital Serial Audio Interface

**Serial Host Interface Timing**

Parameter	Symbol	Min	Typ	Max	Units
Bus Free Time between STOP and START	$t_{BF}$	1.3			us
SDAT setup time	$t_{sSDAT}$	100			ns
SDAT hold time	$t_{hSDAT}$	0		0.9	us
Setup time for START condition	$t_{sSTA}$	0.6			us
Setup time for STOP condition	$t_{sSTOP}$	0.6			us
Hold time for START condition	$t_{hSTA}$	0.6			us
Rise time for SCLK and SDAT	$t_R$			300	ns
Fall time for SCLK and SDAT	$t_F$			300	ns
Capacitive load for each bus line	$C_{BUS}$			400	pF
SCLK clock frequency	$f_{SCLK}$			400	KHz





Fig21 Serial Host Interface Timing

## Decoder Performance Parameter

Parameter	Symbol	Min	Typ	Max	Units
Analog characteristics					
Differential gain	$D_G$			3	%
Differential phase	$D_P$			2	deg
Channel Cross-talk	$\alpha_{ct}$			-50	dB
Bandwidth (at -3dB)	BW		7		MHz
Horizontal PLL					
Line frequency (60Hz)	$f_H$		15.734		KHz
Line frequency (50Hz)	$f_H$		15.625		KHz
Permissible static deviation	$\Delta f_H$			$\pm 6$	%
Subcarrier PLL					
Subcarrier frequency (NTSC-M)	$f_{sc}$		3.579545		MHz
Subcarrier frequency (PAL-BDGHI)	$f_{sc}$		4.433619		MHz
Subcarrier frequency (PAL-M)	$f_{sc}$		3.575612		MHz
Subcarrier frequency (PAL-N)	$f_{sc}$		3.582056		MHz
Lock in range	$\Delta f_{sc}$	$\pm 800$			Hz
AGC (Auto Gain Control)					
Range	AGC	-6		18	dB
ACC (Auto Color Gain Control)					
Range	ACC	-6		30	dB
Oscillator Input					
Nominal frequency	$f_{osc}$		54		MHz
Permissible frequency deviation	$\Delta f_{osc}/f_{osc}$			$\pm 100$	ppm
Duty cycle	$dt_{osc}$			60	%

# Recommended Schematic







## Revision History

Revision	Date	Description	Product Code
1.0	Dec / 15 / 2005	Preliminary Specification Release	DATA1
1.1	Apr / 21 / 2006	(1) Add the HSCL_LPF (0x71) register information (P.20) (2) Change the reserved register (0x5C, Bit5) value (P.35, P.61) (3) Change the polarity of AVDET_STATE / AVDET_ENA (0x71/ 72) register (P.59, P60) (4) Add the RM_DATMOD / PB_DATMOD (0x62 / 6c) register information (P.63, P.66) (5) Change the Ambient Operating Temperature range and add the power on/off sequence (P.74) (6) Insert the pull-up resistor on the audio input in the recommended application schematic (P.80)	DATA1
1.2	Oct / 10 / 2006	(1) Add the CHID (0x42) register information (P.19) (2) Change the First and Last chip stage register value (P.25, P.63) (3) Insert the timing diagram of CLKP/N pin (54MHz mode) (P.76) (4) Change the LPF filter of Audio ADC & DAC in the recommended application schematic (P.80)	DATA1
1.3	08/17/2007	Remove TW2817 Device option (P.04)	
1.4	02/21/2008	Correct DEV_ID value at register 0x58[7:6]	
FN7735.0	1/31/2011	Assigned file number FN7735 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. No changes to datasheet content.	
FN7735.1	5/9/2017	Added new header/footer Moved Introduction and features list from page 4 to page 1.	

© Copyright Intersil Americas LLC 2011-2017. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/product\\_tree](http://www.intersil.com/product_tree)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <http://www.intersil.com/en/support/qualandreliability.html>

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see <http://www.intersil.com>