# 16-BIT DIGITAL-TO-ANALOG CONVERTER with 16 -Bit Bus Interface 

## FEATURES

- HIGH-SPEED, 16-BIT PARALLEL DOUBLE-BUFFERED INTERFACE
- VOLTAGE OUTPUT: $\pm 10 \mathrm{~V}$
- 13-, 14-, AND 15-BIT LINEARITY GRADES
- 16-BIT MONOTONIC OVER TEMPERATURE (L GRADE)
- POWER DISSIPATION: 600mW max
- GAIN AND OFFSET ADJUST: Convenient for Auto-Cal D/A Converters
- 28-LEAD DIP AND SOIC PACKAGES


## DESCRIPTION

The DAC712 is a complete 16-bit resolution digital-to-analog (D/A) converter with 16 bits of monotonicity over temperature.

The DAC712 has a precision +10V temperature-compensated voltage reference, $\pm 10 \mathrm{~V}$ output amplifier, and 16-bit port bus interface.

The digital interface is fast, 60ns minimum write pulse width, double-buffered, and has a CLEAR function that resets the analog output to bipolar zero.
GAIN and OFFSET adjustment inputs are arranged so that they can be easily trimmed by external D/A converters as well as by potentiometers.
The DAC712 is available in two linearity error performance grades: $\pm 4 \mathrm{LSB}$ and $\pm 2 \mathrm{LSB}$, and three differential linearity grades: $\pm 4 \mathrm{LSB}, \pm 2 \mathrm{LSB}$, and $\pm 1$ LSB. The DAC712 is specified at power-supply voltages of $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$.
The DAC712 is packaged in a 28-pin, $0.3^{\prime \prime}$ wide plastic DIP and in a 28 -lead, wide-body plastic SOIC. The DAC712P, U, PB, and UB are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range and the DAC712PK, UK, PL, and UL are specified over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | LINEARITY ERROR MAX AT $+25^{\circ} \mathrm{C}$ | DIFFERENTIAL LINEARITY ERROR MAX AT $+25^{\circ} \mathrm{C}$ | PACKAGELEAD | PACKAGE DESIGNATOR | SPECIFIED <br> TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DAC712P | $\pm 4 \mathrm{LSB}$ | $\pm 4 \mathrm{LSB}$ | PDIP-28 | NT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| DAC712U | $\pm 4 \mathrm{LSB}$ | $\pm 4 \mathrm{LSB}$ | SOIC-28 | DW | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| DAC712PB | $\pm 2 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | PDIP-28 | NT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| DAC712UB | $\pm 2 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | SOIC-28 | DW | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| DAC712PK | $\pm 2 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | PDIP-28 | NT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC712UK | $\pm 2 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | SOIC-28 | DW | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC712PL | $\pm 2 \mathrm{LSB}$ | $\pm 1$ LSB | PDIP-28 | NT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC712UL | $\pm 2 \mathrm{LSB}$ | $\pm 1$ LSB | SOIC-28 | DW | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

|  | DAC712 | UNIT |
| :--- | :---: | :---: |
| $+\mathrm{V}_{\mathrm{CC}}$ to COMMON | $0,+17$ | V |
| $-\mathrm{V}_{\mathrm{CC}}$ to COMMON | $0,-17$ |  |
| $+\mathrm{V}_{\mathrm{CC}}$ to $-\mathrm{V}_{\mathrm{CC}}$ | 34 | V |
| Digital Inputs to COMMON | -1 to $+\mathrm{V}_{\mathrm{CC}}-0.7$ | V |
| External Voltage Applied to BPO and Range Resistors | $\pm \mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {REF ouT }}$ | Indefinite Short to COMMON |  |
| $\mathrm{V}_{\text {OUT }}$ | Indefinite Short to COMMON |  |
| Power Dissipation | 750 | V |
| Storage Temperature Range | -60 to +150 | mW |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

## TRUTH TABLE

| $\overline{\mathbf{A}_{\mathbf{0}}}$ | $\overline{\mathbf{A}_{\mathbf{1}}}$ | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{C L R}}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | $1 \rightarrow 0 \rightarrow 1$ | 1 | Load Input Latch |
| 1 | 0 | $1 \rightarrow 0 \rightarrow 1$ | 1 | Load D/A Latch |
| 1 | 1 | $1 \rightarrow 0 \rightarrow 1$ | 1 | No Change |
| 0 | 0 | 0 | 1 | Latches Transparent |
| X | X | 1 | 1 | No Change |
| X | X | 0 | Reset D/A Latch |  |

InSTRUMENTS

## ELECTRICAL CHARACTERISTICS: DAC712P, U, PB, UB

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ and +15 V , and $-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$ and -15 V , unless otherwise noted.

| PARAMETER | TEST CONDITIONS | DAC712P, U |  |  | DAC712PB, UB ${ }^{(1)}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |
| RESOLUTION |  |  |  |  |  |  |  |  |
| Resolution |  |  | 16 |  |  |  |  | Bits |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |
| Input Code |  | Binary Twos Complement |  |  |  |  |  |  |
| Logic Levels ${ }^{(2)}$ |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ |  | +2.0 |  | $+\mathrm{V}_{\mathrm{CC}}-1.4$ |  |  |  | V |
| $\mathrm{V}_{\text {IL }}$ |  | 0 |  | +0.8 |  |  |  | V |
| $\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{I}}=+2.7 \mathrm{~V}\right)$ |  |  |  | $\pm 10$ |  |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}\left(\mathrm{V}_{\text {I }}=+0.4 \mathrm{~V}\right)$ |  |  |  | $\pm 10$ |  |  |  | $\mu \mathrm{A}$ |


| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |
| Linearity Error |  | $\pm 4$ |  | $\pm 2$ | LSB |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 8$ |  | $\pm 4$ | LSB |
| Differential Linearity Error |  | $\pm 4$ |  | $\pm 2$ | LSB |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 8$ |  | $\pm 4$ | LSB |
| Monotonicity Over Temperature | 13 |  | 14 |  | Bits |
| Gain Error ${ }^{(3)}$ |  | $\pm 0.1$ |  |  | \% |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 0.2$ |  | $\pm 0.15$ | \% |
| Bipolar Zero Error ${ }^{(3)}$ |  | $\pm 0.1$ |  |  | \% FSR ${ }^{(4)}$ |
|  |  | $\pm 20$ |  |  | mV |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 0.2$ |  | $\pm 0.15$ | \% FSR |
|  |  | $\pm 40$ |  | $\pm 30$ | mV |
| Power-Supply Sensitivity of Full-Scale |  | $\pm 0.003$ |  |  | \% FSR/\% V CC |
|  |  | $\pm 30$ |  |  | ppm FSR/\% $\mathrm{V}_{\mathrm{Cc}}$ |

## DYNAMIC PERFORMANCE


(1) Shaded cells indicate same specification as the DAC712P, U grade
(2) Digital inputs are TTL- and +5 V CMOS-compatible over the specified temperature range.
(3) Errors externally adjustable to zero.
(4) FSR means Full-Scale Range. For example, for a $\pm 10 \mathrm{~V}$ output, FSR $=20 \mathrm{~V}$.
(5) Maximum represents the $3 \sigma$ limit. Not $100 \%$ tested for this parameter
(6) For the worst-case code changes: FFFFh to 0000 h and 0000 h to FFFFh. These are binary twos complement (BTC) codes.

## ELECTRICAL CHARACTERISTICS: DAC712P, U, PB, UB (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ and +15 V , and $-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$ and -15 V , unless otherwise noted.

| PARAMETER | TEST CONDITIONS | DAC712P, U |  |  | DAC712PB, UB ${ }^{(1)}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG OUTPUT |  |  |  |  |  |  |  |  |
| Output Voltage Range |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{CC}},-\mathrm{V}_{\mathrm{CC}}= \pm 11.4 \mathrm{~V}$ |  | $\pm 10$ |  |  |  |  |  | V |
| Output Current |  | $\pm 5$ |  |  |  |  |  | mA |
| Output Impedance |  |  | 0.1 |  |  |  |  | $\Omega$ |
| Short-Circuit to ACOM, Duration |  |  | Indefinite |  |  |  |  |  |
| REFERENCE VOLTAGE |  |  |  |  |  |  |  |  |
| Voltage |  | +9.975 | +10.000 | +10.025 |  |  |  | V |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | +9.960 |  | +10.040 |  |  |  | V |
| Output Resistance |  |  | 1 |  |  |  |  | $\Omega$ |
| Source Current |  | 2 |  |  |  |  |  | mA |
| Short-Circuit to ACOM, Duration |  |  | Indefinite |  |  |  |  |  |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |
| Voltage |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{CC}}$ |  | +11.4 | +15 | +16.5 |  |  |  | V |
| $-\mathrm{V}_{\mathrm{CC}}$ |  | -11.4 | -15 | -16.5 |  |  |  | V |
| Current (No Load, $\pm 15 \mathrm{~V}$ Supplies) |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{CC}}$ |  |  | 13 | 15 |  |  |  | mA |
| $-\mathrm{V}_{\mathrm{CC}}$ |  |  | 22 | 25 |  |  |  | mA |
| Power Dissipation ${ }^{(7)}$ |  |  | 525 | 600 |  |  |  | mW |
| TEMPERATURE RANGES |  |  |  |  |  |  |  |  |
| Specified Temperature Range (All Grades) |  | -40 |  | +85 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | -60 |  | +150 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Coefficient, $\theta_{\text {JA }}$ |  |  |  |  |  |  |  |  |
| DIP Package |  |  | 75 |  |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC Package |  |  | 75 |  |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(7) Typical supply voltages times maximum currents.

InSTRUMENTS

## ELECTRICAL CHARACTERISTICS: DAC712PK, UK, PL, UL

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ and +15 V , and $-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$ and -15 V , unless otherwise noted.

| PARAMETER | TEST CONDITIONS | DAC712PK, UK |  |  | DAC712PL, UL ${ }^{(1)}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |
| RESOLUTION |  |  |  |  |  |  |  |  |
| Resolution |  |  | 16 |  |  |  |  | Bits |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |
| Input Code |  | Binary Twos Complement |  |  |  |  |  |  |
| Logic Levels ${ }^{(2)}$ |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ |  | +2.0 |  | $+\mathrm{V}_{\mathrm{CC}}-1.4$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ |  | 0 |  | +0.8 |  |  |  | V |
| $\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{I}}=+2.7 \mathrm{~V}\right)$ |  |  |  | $\pm 10$ |  |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}\left(\mathrm{V}_{\text {I }}=+0.4 \mathrm{~V}\right)$ |  |  |  | $\pm 10$ |  |  |  | $\mu \mathrm{A}$ |


| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |
| Linearity Error |  | $\pm 2$ |  |  | LSB |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 2$ |  |  | LSB |
| Differential Linearity Error |  | $\pm 2$ |  | $\pm 1$ | LSB |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 2$ |  | $\pm 1$ | LSB |
| Monotonicity Over Temperature | 15 |  | 16 |  | Bits |
| Gain Error ${ }^{(3)}$ |  | $\pm 0.1$ |  |  | \% |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 0.15$ |  | $\pm 0.2$ | \% |
| Bipolar Zero Error ${ }^{(3)}$ |  | $\pm 0.1$ |  |  | \% FSR ${ }^{(4)}$ |
|  |  | $\pm 20$ |  |  | mV |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 0.15$ |  |  | \% FSR |
|  |  | $\pm 30$ |  |  | mV |
| Power-Supply Sensitivity of Full-Scale |  | $\pm 0.003$ |  |  | \% FSR/\% V ${ }_{\text {CC }}$ |
|  |  | $\pm 30$ |  |  | ppm FSR/\% $\mathrm{V}_{\mathrm{CC}}$ |

## DYNAMIC PERFORMANCE


(1) Shaded cells indicate same specification as the DAC712PK, UK grade.
(2) Digital inputs are TTL- and +5 V CMOS-compatible over the specified temperature range.
(3) Errors externally adjustable to zero.
(4) FSR means Full-Scale Range. For example, for a $\pm 10 \mathrm{~V}$ output, $\mathrm{FSR}=20 \mathrm{~V}$.
(5) Maximum represents the $3 \sigma$ limit. Not $100 \%$ tested for this parameter.
(6) For the worst-case code changes: FFFFh to 0000 h and 0000 h to FFFFh. These are binary twos complement (BTC) codes.

## ELECTRICAL CHARACTERISTICS: DAC712PK, UK, PL, UL (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ and +15 V , and $-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$ and -15 V , unless otherwise noted.

| PARAMETER | TEST CONDITIONS | DAC712PK, UK |  |  | DAC712PL, UL ${ }^{(1)}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG OUTPUT |  |  |  |  |  |  |  |  |
| Output Voltage Range |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{CC}},-\mathrm{V}_{\mathrm{CC}}= \pm 11.4 \mathrm{~V}$ |  | $\pm 10$ |  |  |  |  |  | V |
| Output Current |  | $\pm 5$ |  |  |  |  |  | mA |
| Output Impedance |  |  | 0.1 |  |  |  |  | $\Omega$ |
| Short-Circuit to ACOM, Duration |  |  | Indefinite |  |  |  |  |  |
| REFERENCE VOLTAGE |  |  |  |  |  |  |  |  |
| Voltage |  | +9.975 | +10.000 | +10.025 |  |  |  | V |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | +9.960 |  | +10.040 |  |  |  | V |
| Output Resistance |  |  | 1 |  |  |  |  | $\Omega$ |
| Source Current |  | 2 |  |  |  |  |  | mA |
| Short-Circuit to ACOM, Duration |  |  | Indefinite |  |  |  |  |  |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |
| Voltage |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{CC}}$ |  | +11.4 | +15 | +16.5 |  |  |  | V |
| $-\mathrm{V}_{\mathrm{CC}}$ |  | -11.4 | -15 | -16.5 |  |  |  | V |
| Current (No Load, $\pm 15 \mathrm{~V}$ Supplies) |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{CC}}$ |  |  | 13 | 15 |  |  |  | mA |
| $-\mathrm{V}_{\mathrm{CC}}$ |  |  | 22 | 25 |  |  |  | mA |
| Power Dissipation ${ }^{(7)}$ |  |  | 525 | 600 |  |  |  | mW |
| TEMPERATURE RANGES |  |  |  |  |  |  |  |  |
| Specified Temperature Range (All Grades) |  | 0 |  | +70 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | -60 |  | +150 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Coefficient, $\theta_{\text {JA }}$ |  |  |  |  |  |  |  |  |
| DIP Package |  |  | 75 |  |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC Package |  |  | 75 |  |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(7) Typical supply voltages times maximum currents.

## PIN CONFIGURATION

## DW AND NT PACKAGES <br> SOIC-28 AND PDIP-28 (TOP VIEW)



PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | DCOM | Power-Supply return for digital currents |
| 2 | ACOM | Analog Supply Return |
| 3 | $\mathrm{V}_{\text {OUT }}$ | $\pm 10 \mathrm{~V}$ D/A Output |
| 4 | Offset Adjust | Offset Adjust (Bipolar) |
| 5 | $V_{\text {REF OUT }}$ | Voltage Reference Output |
| 6 | Gain Adjust | Gain Adjust |
| 7 | $+\mathrm{V}_{\mathrm{CC}}$ | +12V to +15V Supply |
| 8 | - $\mathrm{V}_{\mathrm{CC}}$ | -12V to -15V Supply |
| 9 | $\overline{\mathrm{CLR}}$ | CLEAR; Sets D/A output to Bipolar Zero (Active Low) |
| 10 | $\overline{\mathrm{WR}}$ | Write (Active Low) |
| 11 | $\overline{A_{1}}$ | Enable for D/A latch (Active Low) |
| 12 | $\overline{A_{0}}$ | Enable for Input latch (Active Low) |
| 13 | D15 | Data Bit 15 (Most Significant Bit) |
| 14 | D14 | Data Bit 14 |
| 15 | D13 | Data Bit 13 |
| 16 | D12 | Data Bit 12 |
| 17 | D11 | Data Bit 11 |
| 18 | D10 | Data Bit 10 |
| 19 | D9 | Data Bit 9 |
| 20 | D8 | Data Bit 8 |
| 21 | D7 | Data Bit 7 |
| 22 | D6 | Data Bit 6 |
| 23 | D5 | Data Bit 5 |
| 24 | D4 | Data Bit 4 |
| 25 | D3 | Data Bit 3 |
| 26 | D2 | Data Bit 2 |
| 27 | D1 | Data Bit 1 |
| 28 | D0 | Data Bit 0 (Least Significant Bit) |

InSTRUMENTS

## TIMING CHARACTERISTICS



Figure 1. Timing Diagram

## TIMING REQUIREMENTS

At $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or +15 V , and $-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$ or -15 V , unless otherwise noted.

| PARAMETER |  | TEST CONDITIONS | DAC712 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid to End of $\overline{\mathrm{WR}}$ |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | $\overline{A_{0}}, \overline{A_{1}}$ Valid to End of $\overline{W R}$ |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {AH }}$ | $\overline{A_{0}}, \overline{A_{1}}$ Hold after End of $\overline{W R}$ |  | 10 |  |  | ns |
| $\mathrm{t}_{\text {DH }}$ | Data Hold after End of $\overline{\mathrm{WR}}$ |  | 10 |  |  | ns |
| $\mathrm{twp}^{(1)}$ | Write Pulse Width |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CP}}$ | CLEAR Pulse Width |  | 200 |  |  | ns |

(1) For single-buffered operation, $t_{W P}$ is 80 ns minimum; see the Single-Buffered Operation section.

## TYPICAL CHARACTERISTICS

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$, unless otherwise noted.


## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points of the transfer characteristic.

## DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from 1LSB of an output change from one adjacent state to the next. A DLE specification of $\pm 1 / 2$ LSB means that the output step size can range from $1 / 2 \mathrm{LSB}$ to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A converter is said to be monotonic.

## MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. Monotonicity of the DAC712 is ensured over the specified temperature range to $13,14,15$, and 16 bits for performance grades DAC712P/U, DAC712PB/UB, DAC712PK/UK, and DAC712PL/UL, respectively.

## SETTLING TIME

Setting time is the total time (including slew time) for the D/A output to settle to within an error band around its final value after a change in input. Settling times are specified to within $\pm 0.003 \%$ of Full-Scale Range (FSR) for an output step change of 20 V and 1LSB. The 1LSB change is measured at the Major Carry (FFFFh to 0000h, and 0000h to FFFFh: BTC codes), the input transition at which worst-case settling time occurs.

## TOTAL HARMONIC DISTORTION + NOISE

Total harmonic distortion + noise is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental frequency. It is expressed in \% of the fundamental frequency amplitude at sampling rate $\mathrm{f}_{\mathrm{s}}$.

## SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD)

SINAD includes all the harmonic and outstanding spurious components in the definition of output noise power in addition to quantizing and internal random noise power. SINAD is expressed in dB at a specified input frequency and sampling rate, $\mathrm{f}_{\mathrm{s}}$.

## DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output from the digital inputs when the inputs change state. It is measured at half-scale at the input codes where as many switches as possible change state-from 7FFFh to 8000h.

## DIGITAL FEEDTHROUGH

When the analog-to-digital (A/D) converter is not selected, high-frequency logic activity on the digital inputs is coupled through the device and shows up as output noise. This noise is digital feedthrough.

## OPERATION

The DAC712 is a monolithic integrated-circuit, 16-bit D/A converter complete with 16-bit D/A converter switches and ladder network, voltage reference, output amplifier, and microprocessor bus interface.

## INTERFACE LOGIC

The DAC712 has double-buffered data latches. The input data latch holds a 16 -bit data word before loading it into the second latch, the D/A latch. This double-buffered organization permits simultaneous update of several D/A converters. All digital control inputs are active low. Refer to the block diagram of Figure 8.

All latches are level-triggered. Data present when the enable inputs are logic '0' enter the latch. When the enable inputs return to logic ' 1 ', the data are latched.

The $\overline{\text { CLR }}$ input resets both the input latch and the D/A latch to give a bipolar zero output.


Figure 8. DAC712 Block Diagram

Instruments

## LOGIC INPUT COMPATIBILITY

The DAC712 digital inputs are TTL-compatible (1.4V switching level) with low-leakage, high-impedance inputs. Thus, the inputs are suitable for being driven by any type of 5 V logic such as 5 V CMOS logic. An equivalent circuit of a digital input is shown in Figure 9.
Data inputs float to logic '0' and control inputs float to logic ' 0 ' if left unconnected. It is recommended that any unused inputs be connected to DCOM to improve noise immunity.
Digital inputs remain high-impedance when power is off.


Figure 9. Equivalent Circuit of Digital Inputs

## INPUT CODING

The DAC712 is designed to accept positive-true binary twos complement (BTC) input codes that are compatible with bipolar analog output operation. For bipolar analog output configuration, a digital input of 7FFFh gives a positive full-scale output, 8000 h gives a negative full-scale output, and 0000h gives bipolar zero output.

## INTERNAL REFERENCE

The DAC712 contains a +10 V reference.
The reference output may be used to drive external loads, sourcing up to 2 mA . The load current should be constant, otherwise the gain and bipolar offset of the converter will vary.

## OUTPUT VOLTAGE SWING

The output amplifier of the DAC712 is committed to a $\pm 10 \mathrm{~V}$ output range. The DAC712 provides a $\pm 10 \mathrm{~V}$ output swing while operating on $\pm 11.4 \mathrm{~V}$ or higher voltage supplies.

## GAIN AND OFFSET ADJUSTMENTS

Figure 10 illustrates the relationship of offset and gain adjustments for a bipolar connected D/A converter. Offset should be adjusted first to avoid interaction of adjustments. Table 1 shows calibration values and codes. These adjustments have a minimum range of $\pm 0.3 \%$.


Figure 10. Relationship of Offset and Gain Adjustments

Table 1. Digital Input and Analog Output Voltage Calibration Values

| DAC712 CALIBRATION VALUES |  |  |
| :---: | :---: | :---: |
| 1 LEAST SIGNIFICANT BIT $=\mathbf{3 0 5} \mu \mathrm{V}$ |  |  |
| DIGITAL INPUT <br> CODE BINARY <br> TWOS <br> COMPLEMENT, <br> BTC | ANALOG OUTPUT <br> (V) | DESCRIPTION |
| 7FFFh | +9.999695 | Positive Full-Scale - <br> 1LSB |
| 4000h | +5.000000 | $3 / 4$ Scale |
| 0001h | +0.000305 | BPZ + 1LSB |
| 0000h | 0.000000 | Bipolar Zero (BPZ) |
| FFFFh | -0.000305 | BPZ - 1LSB |
| C000h | -5.000000 | $1 / 4$ Scale |
| 8000h | -10.00000 | Negative Full-Scale |

## Offset Adjustment

Apply the digital input code that produces the maximum negative output voltage and adjust the offset potentiometer or the offset adjust D/A converter for -10 V .

## Gain Adjustment

Apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer or the gain adjust D/A converter for this positive full-scale voltage.

## INSTALLATION

## GENERAL CONSIDERATIONS

Because of the high accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16 -bit converter with a 20 V full-scale range has a 1 LSB value of 305 mV . With a load current of $5 \mu \mathrm{~A}$, series wiring and connector resistance of only $60 \mathrm{~m} \Omega$ causes a voltage drop of $300 \mu \mathrm{~V}$. To understand what this means in terms of a system layout, the resistivity of a typical 1-ounce copper-clad printed circuit board (PCB) is $1 / 2 \mathrm{~m} \Omega$ per square. For a 5 mA load, a 10 mil ( 0.010 inch) wide printed circuit conductor 60 milli-inches long results in a voltage drop of $150 \mu \mathrm{~V}$.
The analog output of the DAC712 has an LSB size of $305 \mu \mathrm{~V}(-96 \mathrm{~dB})$. The noise floor of the D/A converter must remain below this level in the frequency range of interest. The DAC712 noise spectral density (which includes the noise contributed by the internal reference) is shown in the Typical Characteristics section.
Wiring to high-resolution D/A converters should be routed to provide optimum isolation from sources of radio frequency interference (RFI) and electromagnetic interference (EMI). The key to elimination of RF radiation or pickup is a small loop area. Signal leads and the return conductors should be kept close together such that they present a small capture cross-section for any external field. Wire-wrap construction is not recommended.

## POWER-SUPPLY AND REFERENCE CONNECTIONS

Power-supply decoupling capacitors should be added as shown in Figure 11. Best performance occurs using a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum capacitor at $-\mathrm{V}_{\mathrm{Cc}}$. Applications with less critical settling time may be able to use $0.01 \mu \mathrm{~F}$ at $-\mathrm{V}_{\mathrm{cc}}$ as well as at $+\mathrm{V}_{\mathrm{cc}}$. The capacitors should be located close to the package.


Figure 11. Power-Supply Connections
The DAC712 has separate ANALOG COMMON and DIGITAL COMMON pins. The current through DCOM is mostly switching transients and are up to 1 mA peak in amplitude. The current through ACOM is typically $5 \mu \mathrm{~A}$ for all codes.

Use separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A converter package, as well as under it in the vicinity of the analog and power-supply pins, isolates the D/A converter from switching currents. It is recommended that DCOM and ACOM be connected directly to the ground planes under the package.

If several DAC712s are used, or if the DAC712 shares supplies with other components, connecting the ACOM and DCOM lines together once at the power supplies rather than at each chip may give better results.

InSTRUMENTS

## LOAD CONNECTIONS

Because the reference point for $\mathrm{V}_{\text {out }}$ and $\mathrm{V}_{\text {Ref out }}$ is the ACOM pin, it is important to connect the D/A converter load directly to the ACOM pin; see Figure 12.

Lead and contact resistances are represented by $\mathrm{R}_{1}$ through $R_{3}$. As long as the load resistance $R_{L}$ is constant, $\mathrm{R}_{1}$ simply introduces a gain error and can be removed by gain adjustment of the D/A converter or system-wide gain calibration. $R_{2}$ is part of $R_{L}$ if the output voltage is sensed at ACOM.

In some applications it is impractical to return the load to the ACOM pin of the D/A converter. Sensing the output voltage at the SYSTEM GROUND point is reasonable, because there is no change in the DAC712 ACOM current, provided that $R_{3}$ is a low-resistance ground plane or conductor. In this case, DCOM may be connected to SYSTEM GROUND as well.

(1) Locate close to the DAC712 package.

Figure 12. System Ground Considerations for High-Resolution D/A Converters

## GAIN AND OFFSET ADJUST

## Connections Using Potentiometers

GAIN and OFFSET adjust pins provide for trim using external potentiometers. 15 -turn potentiometers provide sufficient resolution. Range of adjustment of these trims is at least $\pm 0.3 \%$ of Full-Scale Range; see Figure 13.

## Using D/A Converters

The GAIN ADJUST and OFFSET ADJUST circuits of the DAC712 have been arranged so that these points may be easily driven by external D/A converters; see Figure 14. 12-bit D/A converters provide an OFFSET adjust resolution and a GAIN adjust resolution of $30 \mu \mathrm{~V}$ to $50 \mu \mathrm{~V}$ per LSB step.

Nominal values of GAIN and OFFSET occur when the D/A converter outputs are at approximately half scale, +5 V .

## OUTPUT VOLTAGE RANGE CONNECTIONS

The DAC712 output amplifier is connected internally for the $\pm 10 \mathrm{~V}$ bipolar ( 20 V ) output range. That is, the bipolar offset resistor is connected to an internal reference voltage and the 20 V range resistor is connected internally to $\mathrm{V}_{\text {Out }}$. The DAC712 cannot be connected for unipolar operation.

(1) For no external adjustments, pins 4 and 6 are not connected. External Resistors $R_{1}$ to $R_{4}$ are standard $\pm 1 \%$ values. Range of adjustment is at least $\pm 0.3 \%$ FSR.

Figure 13. Manual Offset and Gain Adjust Circuits

(1) For no external adjustments, pins 4 and 6 are not connected. External Resistors $R_{1}$ to $R_{4}$ tolerance is $\pm 1 \%$ values. Range of adjustment is at least $\pm 0.3 \%$ FSR.
(2) Suggested op amps: OPA177GP, GS or OPA604AP, AU.
(3) Suggested op amps: single OPA177GP, GS or dual OPA2604AP, AU.
(4) Suggested D/A converters: dual DAC7800 (serial input, 12-bit resolution); dual DAC7801 (8-bit port input, 12-bit resolution); dual DAC7802 (12-bit port input, 12-bit resolution); dual DAC7545 (12-bit port input, 12-bit resolution); or single DAC8043 (serial input, 12-bit resolution). BIPOLAR (complete): DAC813 (use 11-bit resolution for 0 V to +10 V output; no op-amps required).

Figure 14. Gain and Offset Adjustment Using D/A Converters

## DIGITAL INTERFACE

## BUS INTERFACE

The DAC712 has 16-bit, double-buffered data bus interface with control lines for easy interface to interface to a 16-bit bus. The double-buffered feature permits update of several D/A converters simultaneously.
$\overline{A_{0}}$ is the enable control for the DATA INPUT LATCH. $\overline{A_{1}}$ is the enable for the D/A LATCH. $\overline{W R}$ is used to strobe data into latches enabled by $\overline{\mathrm{A}_{0}}$ and $\overline{\mathrm{A}_{1}}$. Refer to the block diagram of Figure 8 and to Figure 1.
$\overline{C L R}$ sets the INPUT DATA LATCH to all zeros and the D/A LATCH to a code that gives bipolar OV at the D/A converter output.

## SINGLE-BUFFERED OPERATION

To operate the DAC712 interface as a single-buffered latch, the DATA INPUT LATCH is permanently enabled by connecting $\overline{A_{0}}$ to DCOM. If $\overline{A_{1}}$ is not used to enable the D/A converter, it should be connected to DCOM as well. For this mode of operation, the width of $\overline{W R}$ must be at least 80 ns minimum to pass data through the DATA INPUT LATCH and into the D/A LATCH.

## TRANSPARENT INTERFACE

The digital interface of the DAC712 can be made transparent by asserting $\overline{\mathrm{A}_{0}}, \overline{\mathrm{~A}_{1}}$, and $\overline{\mathrm{WR}} \mathrm{LOW}$, and asserting CLR HIGH.

## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (September 200) to Revision A
Page

- Updated document format to current standards ........................................................................................................ 1
- Changed max specification for Accuracy, Gain Error, $T_{\text {MIN }}$ to $T_{\text {MAX }}$ parameter in Electrical Characteristics: DAC712PK, UK, PL, UL table.


## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC712P | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712PB | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712PBG4 | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712PG4 | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712PK | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712PKG4 | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N/ A for Pkg Type |  |
| DAC712PL | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712PLG4 | NRND | PDIP | NT | 28 | 13 | Green (RoHS \& no Sb/Br) | CU NIPDAU | N / A for Pkg Type |  |
| DAC712U | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |  |
| DAC712UB | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |  |
| DAC712UB/1K | OBSOLETE | SOIC | DW | 28 |  | TBD | Call TI | Call TI |  |
| DAC712UB/1KG4 | OBSOLETE | SOIC | DW | 28 |  | TBD | Call TI | Call TI |  |
| DAC712UBG4 | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |  |
| DAC712UG4 | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |  |
| DAC712UK | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR |  |
| DAC712UK/1K | OBSOLETE | SOIC | DW | 28 |  | TBD | Call TI | Call TI |  |
| DAC712UK/1KG4 | OBSOLETE | SOIC | DW | 28 |  | TBD | Call TI | Call TI |  |
| DAC712UKG4 | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |  |


| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC712UL | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR |  |
| DAC712UL/1K | OBSOLETE | SOIC | DW | 28 |  | TBD | Call TI | Call TI |  |
| DAC712UL/1KG4 | OBSOLETE | SOIC | DW | 28 |  | TBD | Call TI | Call TI |  |
| DAC712ULG4 | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G28)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AE.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Refer to IPC7351 for alternate board design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI . Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Security | www.ti.com/security |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Mobile Processors | www.ti.com/omap |  |  |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |  |  |
|  | TI E2E Commu | y Home Page | e2e.ti.com |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

