# RENESAS

# DATASHEET

## ISL28006

Micropower, Rail to Rail Input Current Sense Amplifier with Voltage Output

FN6548 Rev 6.00 November 22, 2013

The ISL28006 is a micropower, uni-directional high-side and low-side current sense amplifier featuring a proprietary rail-to-rail input current sensing amplifier. The ISL28006 is ideal for high-side current sense applications where the sense voltage is usually much higher than the amplifier supply voltage. The device can be used to sense voltages as high as 28V when operating from a supply voltage as low as 2.7V. The micropower ISL28006 consumes only 50µA of supply current when operating from a 2.7V to 28V supply.

The ISL28006 features a common-mode input voltage range from 0V to 28V. The proprietary architecture extends the input voltage sensing range down to 0V, making it an excellent choice for low-side ground sensing applications. The benefit of this architecture is that a high degree of total output accuracy is maintained over the entire 0V to 28V common mode input voltage range.

The ISL28006 is available in fixed (100V/V, 50V/V, 20V/V and Adjustable) gains in the space saving 5 Ld SOT-23 package and the 6 Ld SOT-23 package for the adjustable gain part. The parts operate over the extended temperature range from -40°C to +125°C.

### Features



# Applications

- Power Management/Monitors
- Power Distribution and Safety
- DC/DC, AC/DC Converters
- Battery Management/Charging
- Automotive Power Distribution

## <span id="page-0-0"></span>Related Literature

• See **[AN1532](http://www.intersil.com/data/an/an1532.pdf)** for "ISL28006 Evaluation Board User's Guide"







# Block Diagram



### Pin Configurations







**FIXED GAIN PARTS ADJUSTABLE GAIN PART**



### Pin Descriptions





# <span id="page-2-3"></span>Ordering Information



NOTES:

<span id="page-2-0"></span>1. Please refer to **[TB347](http://www.intersil.com/data/tb/tb347.pdf)** for details on reel specifications.

<span id="page-2-1"></span>2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

<span id="page-2-2"></span>3. For Moisture Sensitivity Level (MSL), please see device information page for **ISL28006**. For more information on MSL please see techbrief **TB363**.

<span id="page-2-4"></span>4. The part marking is located on the bottom of the part.



### Absolute Maximum Ratings Thermal Information





#### Recommended Operating Conditions

Ambient Temperature Range (TA) . . . . . . . . . . . . . . . . . . .-40°C to +125°C

*CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.*

#### NOTES:

<span id="page-3-0"></span>5.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

<span id="page-3-1"></span>6. For  $\theta_{JC}$ , the "case temp" location is taken at the package top center.

#### **Electrical Specifications**  $V_{CC}$  = 12V,  $V_{RS+}$  = 0V to 28V,  $V_{SENSE}$  = 0V,  $R_{LOAD}$  = 1M $\Omega$ ,  $T_A$  = +25°C unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.













**Electrical Specifications**  $V_{CC}$  = 12V,  $V_{RS+}$  = 0V to 28V,  $V_{SENSE}$  = 0V,  $R_{LOAD}$  = 1M $\Omega$ ,  $T_A$  = +25°C unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization. (Continued)

NOTES:

<span id="page-5-0"></span>7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

<span id="page-5-1"></span>8. DEFINITION OF TERMS:

- $V_{\text{SENSE}}A = V_{\text{SENSE}} \otimes 100 \text{mV}$
- $V_{\text{SENSE}}B = V_{\text{SENSE}} \otimes 20 \text{mV}$
- $V_{\text{OUT}}A = V_{\text{OUT}} \otimes V_{\text{SENSE}}A = 100 \text{mV}$
- $V_{\text{OUT}}B = V_{\text{OUT}} \otimes V_{\text{SENSE}}B = 20 \text{mV}$

• G = GAIN = 
$$
\left(\frac{V_{OUT}A - V_{OUT}B}{V_{SENSE}A - V_{SENSE}B}\right)
$$

<span id="page-5-2"></span>9.  $\rm V_{OS}$  is extrapolated from the gain measurement.  $V_{OS} = V_{SENSE}A - \frac{V_{OUT}A}{G}$ 

<span id="page-5-3"></span>10. % Gain Accuracy = 
$$
G_A = \left(\frac{G_{MEASURED} - G_{EXPECTED}}{G_{EXPECTED}}\right) \times 100
$$

<span id="page-5-4"></span>11. Output Accuracy % VOA =  $\frac{\left( \text{VOUT}_{\text{MEASURED}} - \text{VOUT}_{\text{EXPECTED}} \right)}{ \text{VOUT}} \times 100,$  where V<sub>OUT</sub> = V<sub>SENSE</sub> X GAIN and V<sub>SENSE</sub> = 100mV  $\left(\frac{\texttt{VOUT}_{\texttt{MEASURED}} - \texttt{VOUT}_{\texttt{EXPECTED}}}{\texttt{VOUT}_{\texttt{EXPECTED}}}\right) \times \texttt{100}$ 



# Typical Performance Curves V<sub>CC</sub> = 12V, RL = 1MΩ, unless otherwise specified.



FIGURE 3. HIGH-SIDE and LOW-SIDE THRESHOLD VOLTAGE  $V_{RS+(L-H)}$  and  $V_{RS+(H-L)}$ ,  $V_{SENSE} = 10$ mV



FIGURE 5. LARGE SIGNAL TRANSIENT RESPONSE  $V_{RS+} = 0.2V$ ,  $V_{\text{SENSE}} = 100 \text{mV}$ 







FIGURE 4.  $V_{\text{OUT}}$  vs  $V_{\text{RS}+}$ ,  $V_{\text{SENSE}}$  = 20mV TRANSIENT RESPONSE



FIGURE 6. LARGE SIGNAL TRANSIENT RESPONSE  $V_{RS+} = 12V$ ,  $V_{\text{SENSE}} = 100 \text{mV}$ 



FIGURE 8.  $V_{OS}$  vs  $V_{RS+}$ 





FIGURE 9.  $V_{OS}$  vs  $V_{RS+}$  FIGURE 10.  $V_{OS}$  vs  $V_{CC}$ ,  $V_{RS+}$  = 12V





FIGURE 11.  $V_{OS}$  vs  $V_{CC}$ ,  $V_{RS+} = 0.1V$  FIGURE 12. GAIN ACCURACY vs  $V_{RS+} = 0V$  TO 28V







FIGURE 13. GAIN ACCURACY vs V<sub>RS+</sub> = 0V TO 2V FIGURE 14. GAIN ACCURACY vs V<sub>CC</sub>, V<sub>RS+</sub> = 12V





FIGURE 15. GAIN ACCURACY vs V<sub>CC</sub>, V<sub>RS+</sub> = 0.1V FIGURE 16. NORMALIZED V<sub>OA</sub> vs I<sub>OUT</sub>





FIGURE 17. GAIN vs FREQUENCY V<sub>RS+</sub> =  $100$ mV/12V,  $V_{\text{SENSE}} = 100 \text{mV}$ ,  $V_{\text{OUT}} = 50 \text{mV}_{\text{P-P}}$ 





FIGURE 18.  $V_{OS}$  (µV) vs TEMPERATURE









FIGURE 21. GAIN ACCURACY (%) vs TEMPERATURE  $\blacksquare$  FIGURE 22. V<sub>OUT</sub> ERROR (%) vs TEMPERATURE



FIGURE 23.  $V_{OS}$  (µV) DISTRIBUTION AT +25°C,  $V_{RS+}$  = 12V, QUANTITY: 100







FIGURE 24.  $V_{OS}$  vs  $V_{RS+}$ 



FIGURE 25.  $V_{OS}$  vs  $V_{RS+}$  FIGURE 26.  $V_{OS}$  vs  $V_{CC}$ ,  $V_{RS+} = 12V$ 









FIGURE 27.  $V_{OS}$  vs  $V_{CC}$ ,  $V_{RS+} = V_{RS+} = 0.1V$  FIGURE 28. GAIN ACCURACY vs  $V_{RS+} = 0V$  TO 28V



FIGURE 29. GAIN ACCURACY vs V<sub>RS+</sub> = 0V TO 2V FIGURE 30. GAIN ACCURACY vs V<sub>CC</sub>, HIGH-SIDE



FIGURE 31. GAIN ACCURACY vs V<sub>CC</sub>, LOW-SIDE FIGURE 32. NORMALIZED V<sub>OA</sub> vs I<sub>OUT</sub>













FIGURE 34.  $V_{OS}$  (µV) vs TEMPERATURE





FIGURE 37. GAIN ACCURACY (%) vs TEMPERATURE FIGURE 38. V<sub>OUT</sub> ERROR (%) vs TEMPERATURE



FIGURE 35. CAPACITIVE LOAD DRIVE GAIN vs FREQUENCY FIGURE 36. CAPACITIVE LOAD DRIVE PHASE vs FREQUENCY













FIGURE 40.  $V_{OS}$  vs  $V_{RS+}$ 



**+100°C +25°C**

**+125°C**

**GAIN 20**

**VSENSE = 2mV, 20mV**









November 22, 2013

**-2000**

**-1000**

**VOS (µV)**

**1000**

**2000**

**3000**

**0**

**-40°C**





FIGURE 45. GAIN ACCURACY vs V<sub>RS+</sub> = 0V TO 2V FIGURE 46. GAIN ACCURACY vs V<sub>CC</sub>, HIGH-SIDE





FIGURE 47. GAIN ACCURACY vs V<sub>CC</sub>, LOW-SIDE FIGURE 48. NORMALIZED V<sub>OA</sub> vs I<sub>OUT</sub>









FIGURE 50.  $V_{OS}$  (µV) vs TEMPERATURE





FIGURE 51. CAPACITIVE LOAD DRIVE GAIN VS FREQUENCY FIGURE 52. CAPACITIVE LOAD DRIVE PHASE VS FREQUENCY



FIGURE 53. GAIN ACCURACY (%) vs TEMPERATURE FIGURE 54. V<sub>OUT</sub> ERROR (%) vs TEMPERATURE









FIGURE 56.  $V_{OS}$  vs  $V_{RS+}$ 







FIGURE 57.  $V_{OS}$  vs  $V_{RS+}$   $V_{S+}$   $V_{S+}$   $V_{S+}$   $F_{S+}$   $V_{S+}$   $F_{S+}$   $F_{S+}$ 





FIGURE 59. V<sub>OS</sub> vs V<sub>CC</sub>, LOW-SIDE FIGURE 60. GAIN ACCURACY vs V<sub>RS+</sub> = 0V TO 28V





FIGURE 61. GAIN ACCURACY vs V<sub>RS+</sub> = 0V TO 2V FIGURE 62. GAIN ACCURACY vs V<sub>CC</sub>, V<sub>RS+</sub> = 12V





FIGURE 63. GAIN ACCURACY vs V<sub>CC</sub>, V<sub>RS+</sub> = 0.1V FIGURE 64. NORMALIZED V<sub>OA</sub> vs I<sub>OUT</sub>





<span id="page-16-0"></span>



FIGURE 67. GAIN ACCURACY (%) vs TEMPERATURE FIGURE 68. V<sub>OUT</sub> ERROR (%) vs TEMPERATURE



FIGURE 66.  $V_{OS}$  (µV) vs TEMPERATURE









<span id="page-17-1"></span>FIGURE 69. LOW SIDE CURRENT SENSING INPUT BIAS CURRENTS FIGURE 70. HIGH SIDE CURRENT SENSING INPUT BIAS CURRENTS







<span id="page-17-0"></span>FIGURE 73. t<sub>s</sub>, SATURATION RECOVERY TIME FIGURE 74. GAIN vs FREQUENCY



<span id="page-17-2"></span>



FIGURE 71. I<sub>CC,</sub> V<sub>OS</sub>, V<sub>OA</sub>, CMRR, PSRR, GAIN ACCURACY FIGURE 72. INPUT BIAS CURRENT, LEAKAGE CURRENT





FIGURE 75. SLEW RATE

### Applications Information

### Functional Description

The ISL28006-20, ISL28006-50 and ISL28006-100 are single supply, uni-directional current sense amplifiers with fixed gains of 20V/V, 50V/V and 100V/V respectively. The ISL28006-ADJ is single supply, uni-directional current sense amplifier with an adjustable gain via external resistors (see Figure [80\)](#page-21-0). The ISL28006-ADJ is stable for gains of 20 and higher.

The ISL28006 is a 2-stage amplifier. Figure [76](#page-18-2) shows the active circuitry for high-side current sense applications where the sense voltage is between 1.35V to 28V. Figure [77](#page-19-0) shows the active circuitry for ground sense applications where the sense voltage is between 0V to 1.35V.

The first stage is a bi-level trans-conductance amp and level translator. The gm stage converts the low voltage drop ( $V_{\text{SENSE}}$ ) sensed across an external milli-ohm sense resistor, to a current ( $@$  gm =  $21.3\mu A/V$ ). The trans-conductance amplifier forces a current through  $R_1$  resulting to a voltage drop across  $R_1$  that is equal to the sense voltage ( $V_{\text{SENSE}}$ ). The current through R<sub>1</sub> is mirrored across  $R_5$  creating a ground-referenced voltage at the input of the second amplifier equal to  $V_{\text{SENSE}}$ .

The second stage is responsible for the overall gain and frequency response performance of the device. The fixed gains (20, 50, 100) are set with internal resistors  $R_f$  and  $R_g$ . The variable gain (ADJ) has an additional FB pin and uses external

gain resistors to set the gain of the output. For the fixed gain amps the only external component needed is a current sense resistor (typically 0.001Ω to 0.01Ω, 1W to 2W).

The transfer function for the fixed gain parts is given in Equation [1.](#page-18-0)

<span id="page-18-0"></span>
$$
V_{OUT} = GAIN \times (I_S R_S + V_{OS})
$$
 (EQ.1)

The transfer function for the adjustable gain part is given in Equation [2.](#page-18-1)

<span id="page-18-1"></span>
$$
V_{OUT} = \left(1 + \frac{R_F}{R_G}\right)(I_S R_S + V_{OS})
$$
 (EQ. 2)

Where  $I_S R_S$  is the product of the load current and the sense resistor and is equal to  $V_{\text{SENSE}}$ .

When the sensed input voltage is  $>1.35V$ , the gm $_{HI}$  amplifier path is selected and the input gm stage derives its ~2.86µA supply current from the input source through the RS+ terminal. When the sense voltage at  $R<sub>S</sub>$ + drops below the 1.35V threshold, the  $gm<sub>L</sub>$  amplifier is enabled for Low Side current sensing. The  $gm<sub>LO</sub>$  input bias current reverses, flowing out of the RS- pin. Since the  $gm<sub>LO</sub>$  amplifier is sensing voltage around ground, it cannot source current to R5. A current mirror referenced off Vcc supplies the current to the second stage for generating a ground referenced output voltage. See Figures [69](#page-17-1) and [70](#page-17-2) for typical input bias currents for High and Low side current sensing.



<span id="page-18-2"></span>



<span id="page-19-0"></span>FIGURE 77. LOW-SIDE CURRENT DETECTION



#### Hysteretic Comparator

The input trans-conductance amps are under control of a hysteretic comparator operating from the incoming source voltage on the  $R_{S+}$  pin (Figure [78\)](#page-20-0). The comparator monitors the voltage on  $R_{S+}$  and switches the sense amplifier from the low-side gm amp to the high-side gm amplifier whenever the input voltage at  $R_{S+}$  increases above the 1.35V threshold. Conversely, a decreasing voltage on the  $R_{S+}$  pin, causes the hysteric comparator to switch from the high-side gm amp to the low-side gm amp as the voltage decreases below 1.35V. It is that low-side sense gm amplifier that gives the ISL28006 the proprietary ability to sense current all the way to 0V. Negative voltages on the  $R_{S+}$  or  $R_{S-}$  are beyond the sensing voltage range of this amplifier.



FIGURE 78. GAIN ACCURACY vs  $V_{RS+}$  = 0V TO 2V

### <span id="page-20-0"></span>Typical Application Circuit

Figure [80](#page-21-0) shows the basic application circuit and optional protection components for switched-load applications. For applications where the load and the power source is permanently connected, only an external sense resistor is needed. For applications where fast transients are caused by hot plugging the source or load, external protection components may be needed. The external current limiting resistor  $(R_P)$  in Figure [80](#page-21-0) may be required to limit the peak current through the internal ESD diodes to <20mA. This condition can occur in applications that experience high levels of in-rush current causing high peak voltages that can damage the internal ESD diodes. An  $R<sub>P</sub>$  resistor

value of 100Ω will provide protection for a 2V transient with the maximum of 20mA flowing through the input while adding only an additional  $13\mu$ V (worse case over-temperature) of V<sub>OS</sub>. Refer to Equation [3](#page-20-2):

<span id="page-20-2"></span>
$$
((RP \times IRS) = (100 $\Omega$  × 130nA) = 13<sub>µ</sub>V) (EQ.3)
$$

Switching applications can generate voltage spikes that can overdrive the amplifier input and drive the output of the amplifier into the rails, resulting in a long overload recover time. Capacitors  $C_M$  and  $C_D$  filter the common mode and differential voltage spikes.

#### Error Sources

There are 3 dominant error sources: gain error, input offset voltage error and Kelvin voltage error (see Figure [79](#page-20-1)). The gain error is dominated by the internal resistance matching tolerances. The remaining errors appear as sense voltage errors at the input to the amplifier. They are  $V_{OS}$  of the amplifier and Kelvin voltage errors. If the transient protection resistor is added, an additional  $V_{OS}$  error can result from the IxR voltage due to input bias current. The limiting resistor should only be added to the  $R_{S_{n}}$  input, due to the high-side gm amplifier (gm $_{HI}$ ) sinking several micro amps of current through the  $R_{S+}$  pin.

## Layout Guidelines

### The Kelvin Connected Sense Resistor

The source of Kelvin voltage errors is illustrated in Figure [79.](#page-20-1) The resistance of  $1/2$  Oz copper is ~1mΩ per square with a TC of ~3900ppm/°C (0.39%/°C). When you compare this unwanted parasitic resistance with the total 1mΩ to 10mΩ resistance of the sense resistor, it is easy to see why the sense connection must be chosen very carefully. For example, consider a maximum current of 20A through a 0.005Ω sense resistor, generating a  $V_{\text{SENSE}} = 0.1$  and a full scale output voltage of 10V (G = 100). Two side contacts of only 0.25 square per contact puts the V<sub>SENSE</sub> input about 0.5 x 1mΩ away from the resistor end capacitor. If only 10A the 20A total current flows through the kelvin path to the resistor, you get an error voltage of 10mV  $(10A \times 0.5sq \times 0.001 \Omega/sq) = 10mV$  added to the 100mV sense voltage for a sense voltage error of 10% (0.110V-0.1)/0.1V) x 100.



<span id="page-20-1"></span>FIGURE 79. PC BOARD CURRENT SENSE KELVIN CONNECTION





FIGURE 80. TYPICAL APPLICATION CIRCUIT

### <span id="page-21-0"></span>Overall Accuracy ( $V_{OA}$  %)

 $V_{\Omega}$  is defined as the total output accuracy Referred-to-Output (RTO). The output accuracy contains all offset and gain errors, at a single output voltage. Equation [4](#page-21-1) is used to calculate the % total output accuracy.

$$
V_{OA} = 100 \times \left(\frac{V_{OUT}actual - V_{OUT} expected}{V_{OUT} expected}\right)
$$
 (EQ. 4)

where

 $V_{\text{OUT}}$  Actual =  $V_{\text{SENSE}}$  x GAIN Example: Gain =  $100$ , For  $100$ mV V<sub>SENSE</sub> input we measure 10.1V. The overall accuracy ( $V_{OA}$ ) is 1% as shown in Equation [5](#page-21-2).

$$
V_{OA} = 100 \times \left(\frac{10.1 - 10}{10}\right) = 1\% \tag{EQ. 5}
$$

### Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature  $(T_{JMAX})$  for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation [6:](#page-21-3)

$$
T_{JMAX} = T_{MAX} + \theta_{JA} xPD_{MAXTOTAL}
$$
 (EQ. 6)

where:

- PDMAXTOTAL is the sum of the maximum power dissipation of each amplifier in the package ( $PD_{MAX}$ )
- PD $_{MAX}$  for each amplifier can be calculated using Equation [7](#page-21-4):

<span id="page-21-4"></span>
$$
PD_{MAX} = V_{S} \times I_{qMAX} + (V_{S} \cdot V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}
$$
 (EQ. 7)

<span id="page-21-1"></span>where:

- $T_{MAX}$  = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- PD<sub>MAX</sub> = Maximum power dissipation of 1 amplifier
- <span id="page-21-2"></span>•  $V_{CC}$  = Total supply voltage
- $\cdot$  I<sub>GMAX</sub> = Maximum quiescent supply current of 1 amplifier
- $V_{\text{OUTMAX}}$  = Maximum output voltage swing of the application
- <span id="page-21-3"></span>•  $R_L$  = Load resistance



# Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.





### About Intersil

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at [www.intersil.com.](www.intersil.com)

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com.](www.intersil.com) You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/en/support/ask-an-expert.html.](http://www.intersil.com/en/support/support-faqs.html?p_page=ask.php&p_prods=679) Reliability reports are also available from our website at <http://www.intersil.com/en/support/qualandreliability.html#reliability>

> © Copyright Intersil Americas LLC 2009-2013. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

> > For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

November 22, 2013



# **Package Outline Drawing**

### **P5.064A**

**5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10**



**TOP VIEW**





**TYPICAL RECOMMENDED LAND PATTERN**





**DETAIL "X"**

**NOTES:**

- **Dimensions in ( ) for Reference Only. 1. Dimensions are in millimeters.**
- **Dimensioning and tolerancing conform to ASME Y14.5M-1994. 2.**
- **Dimension is exclusive of mold flash, protrusions or gate burrs. 3.**
- **Foot length is measured at reference to guage plane. 4.**
- **This dimension is measured at Datum "H". 5.**
- **Package conforms to JEDEC MO-178AA. 6.**



# **Package Outline Drawing**

#### **P6.064**

**6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 4, 2/10**



**TOP VIEW**











**NOTES:**

- **Dimensions in ( ) for Reference Only. 1. Dimensions are in millimeters.**
- **Dimensioning and tolerancing conform to ASME Y14.5M-1994. 2.**
- **Dimension is exclusive of mold flash, protrusions or gate burrs. 3.**
- **Foot length is measured at reference to guage plane. 4.**
- **Package conforms to JEDEC MO-178AB. 5.**

