

# Quad, 235 MHz, DC-Coupled VGA and Differential Output Amplifier

# Data Sheet **[AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**Low noise Voltage noise: 2.3 nV/√Hz Current noise: 2 pA/√Hz Wide bandwidth Small signal: 235 MHz (VGAx); 80 MHz (output amplifier) Large signal: 80 MHz (1 V p-p) Gain range 0 to 24 dB (input to VGA output) 6 to 30 dB (input to differential output) Gain scaling: 20 dB/V DC-coupled Single-ended input and differential output Supplies: ±2.5 V to ±5 V Low power: 140 mW per channel at ±3.3 V**

### <span id="page-0-1"></span>**APPLICATIONS**

**Multichannel data acquisition Positron emission tomography Gain trim Industrial and medical ultrasound Radar receivers**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) is a quad, linear-in-dB, general-purpose, variable gain amplifier (VGA) with a preamplifier (preamp), and a flexible differential output buffer. DC coupling, combined with wide bandwidth, makes this amplifier a very good pulse processor. Each channel includes a single-ended input preamp/VGA section to preserve the wide bandwidth and fast slew rate for low distortion pulse applications. A 6 dB differential output buffer with common-mode and offset adjustments enable direct coupling to most modern high speed analog-to-digital converters (ADCs), using the converter reference output for perfect dc matching levels.

The −3 dB bandwidth of the preamp/VGA is dc to 235 MHz, and the bandwidth of the differential driver is 80 MHz. The floating gain control interface provides a precise linear-in-dB scale of 20 dB/V and is easy to interface to a variety of external circuits. The gain of each channel is adjusted independently, and all channels are referenced to a single pin, GNLO. Combined with a multioutput, digital-to-analog converter (DAC), each section of the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) can be used for active calibration or as a trim amplifier.

Operation from a bipolar power supply enables amplification of negative voltage pulses generated by current-sinking pulses into a grounded load, such as is typical of photodiodes or photomultiplier tubes (PMT). Delay-free processing of wideband video signals is also possible.



<span id="page-0-3"></span>

### **Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8264.pdf&product=AD8264&rev=C)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

## **TABLE OF CONTENTS**



### <span id="page-1-0"></span>**REVISION HISTORY**



## $1/2016$ —Rev. A to Rev. B





### $1/2011$ -Rev. 0 to Rev. A



5/2009-Revision 0: Initial Version

## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_s = \pm 2.5$  V,  $T_A = 25$ °C,  $f = 10$  MHz,  $C_L = 5$  pF,  $R_L = 500 \Omega$  per output (VGAx, VOHx, VOLx),  $V_{GAIN} = (V_{GNIK} - V_{GNLO}) = 0$  V,  $V_{VOCM} = GND$ ,  $V_{OFSx} = GND$ , gain range = 6 dB to 30 dB, unless otherwise specified.





<span id="page-4-0"></span>

<sup>1</sup> Differential output = (VOHx − VOLx).

<sup>2</sup> All dBm values are calculated with 50 Ω reference, unless otherwise noted.

 $3$  Conformance to theoretical gain expression (see Equation 1 in th[e Theory of Operation](#page-27-0) section).

<sup>4</sup> Conformance to best-fit dB linear curve.

<sup>5</sup> For supplies greater than ±3.3 V, the operating temperature range is limited to −40°C ≤ TA ≤ +85°C.

## <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 2.**



<span id="page-5-4"></span>Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-5-1"></span>**THERMAL RESISTANCE**

 $\theta_{IA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. The  $\theta_{JA}$ values i[n Table 3](#page-5-5) assume a 4-layer JEDEC standard board with zero airflow.

### <span id="page-5-5"></span>**Table 3. Thermal Resistance**



<sup>1</sup> 4-Layer JEDEC board (2S2P).

### <span id="page-5-2"></span>**MAXIMUM POWER DISSIPATION**

The maximum safe power dissipation for the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) is limited by the associated rise in junction temperature  $(T_J)$  on the die. At approximately 150°C, which is the glass transition temperature, the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of 150°C for an extended period can cause changes in silicon devices, potentially resulting in a loss of functionality.

### <span id="page-5-3"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



### **Table 4. Pin Function Descriptions**



## <span id="page-7-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = \pm 2.5$  V,  $T_A = 25$ °C,  $f = 10$  MHz,  $C_L = 5$  pF,  $R_L = 500 \Omega$  per output (VGAx, VOHx, VOLx),  $V_{GAN} = (V_{GNHx} - V_{GNLO}) = 0$  V,  $V_{VOCM} = GND$ ,  $V<sub>OFSx</sub> = GND$ , gain range = 6 dB to 30 dB, unless otherwise specified.

<span id="page-7-1"></span>

<span id="page-7-3"></span><span id="page-7-2"></span>Figure 5. Gain Error vs. VGAIN at Various Frequencies to VGAx



Figure 7. Gain Scale Factor Histogram (−0.4 V < VGAIN < +0.4 V)





Figure 9. Channel-to-Channel Gain Match Histogram



Figure 10. Frequency Response vs. Gain to VGAx for Various Values of  $V_{GAIN}$ 

<span id="page-8-0"></span>

<span id="page-8-1"></span>Figure 11. Frequency Response vs. Gain to Differential Output for Various Values of V<sub>GAIN</sub>



Figure 12. Frequency Response to Differential Output for Various Capacitive Loads

<span id="page-8-2"></span>

Figure 13. Frequency Response to Differential Output for Various Capacitive Loads with Series  $R = 10 \Omega$ 

<span id="page-8-3"></span>

<span id="page-8-4"></span>Figure 14. Small Signal Frequency Response to VGAx for Various Capacitive Loads



<span id="page-9-0"></span>Figure 17. Large Signal Frequency Response to VGAx for Various Capacitive Loads with Series  $R = 10 \Omega$ 



<span id="page-9-1"></span>Figure 18. Small Signal Frequency Response vs. Gain to VGAx for Various Supply Voltages



<span id="page-9-2"></span>Figure 19. Small Signal Frequency Response vs. Gain to Differential Output for Various Supply Voltages



Figure 20. Large Signal Frequency Response to VGAx and Differential Output for Various Supply Voltages



<span id="page-10-0"></span>



<span id="page-10-1"></span>Figure 22. Frequency Response from OFSx to Differential Output for Various Supply Voltages



Figure 23. Preamp Frequency Response to OPPx





Figure 25. Group Delay vs. Frequency to Differential Output



<span id="page-10-2"></span>Figure 26. Differential Output Offset Voltage vs. V<sub>GAIN</sub> vs. Temperature



Figure 27. VGAx Output Offset Voltage vs. V<sub>GAIN</sub> vs. Temperature

<span id="page-11-0"></span>





Figure 29. Output Offset Histogram to Differential Output



Figure 30. Output Resistance (VOHx, VOLx) vs. Frequency

<span id="page-11-1"></span>

Figure 31. Output Resistance (VGAx) vs. Frequency

<span id="page-11-2"></span>

<span id="page-11-3"></span>Figure 32. Output Referred Noise to VGAx and Differential Output vs. VGAIN



Figure 33. Input Referred Noise from VGAx and Differential Output vs. V<sub>GAIN</sub>



<span id="page-12-0"></span>



<span id="page-12-2"></span>



<span id="page-12-1"></span>

<span id="page-12-3"></span>



<span id="page-12-4"></span>Figure 38. Harmonic Distortion to VGAx vs. R<sub>LOAD</sub> and Various Supplies

<span id="page-13-0"></span>



<span id="page-13-3"></span>

<span id="page-13-2"></span><span id="page-13-1"></span>

<span id="page-14-3"></span><span id="page-14-2"></span><span id="page-14-1"></span><span id="page-14-0"></span>

<span id="page-15-3"></span><span id="page-15-0"></span>

<span id="page-15-5"></span><span id="page-15-4"></span><span id="page-15-2"></span><span id="page-15-1"></span>



Figure 57. Large Signal Pulse Response to VGAx

<span id="page-16-0"></span>

Figure 58. Large Signal Pulse Response to Differential Output

<span id="page-16-1"></span>

<span id="page-16-2"></span>Figure 59. VOCM Large Signal Pulse Response



Figure 60. OFSx Large Signal Pulse Response

<span id="page-16-3"></span>

<span id="page-16-4"></span>Figure 61. Large Signal Pulse Response to VGAx for Various Capacitive Loads



<span id="page-16-5"></span>Figure 62. Large Signal Pulse Response to Differential Output for Various Capacitive Loads



<span id="page-17-0"></span>



Figure 64. VGAx Response to Change in  $V_{GAIN}$ 

<span id="page-17-1"></span>

<span id="page-17-2"></span>Figure 65. Differential Output Response to Change in  $V_{GAIN}$ 



<span id="page-17-3"></span>



<span id="page-17-4"></span>

<span id="page-17-5"></span>Figure 68. Power Supply Rejection vs. Frequency (VPOS)

<span id="page-18-0"></span>

<span id="page-18-1"></span>

**500Ω**

07736-101

## <span id="page-19-0"></span>TEST CIRCUITS

 $V_S = \pm 2.5$  V,  $T_A = 25$ °C,  $f = 10$  MHz,  $C_L = 5$  pF,  $R_L = 500 \Omega$  per output (VGAx, VOHx, VOLx),  $V_{GAN} = (V_{GNHx} - V_{GNLO}) = 0$  V,  $V_{VOCM} = GND$ ,  $V<sub>OFSx</sub> = GND$ , gain range = 6 dB to 30 dB, unless otherwise specified.



Figure 72. Gain Error vs. V<sub>GAIN</sub> at Various Frequencies to VGAx (See Figure 5)



Figure 73. Frequency Response vs. Gain to VGAx for Various Values of VGAIN,  $V_{GAIN} = GNHX - GNLO$  (See Figure 10)

Figure 74. Frequency Response vs. Gain to Differential Output for Various Values of V<sub>GAIN</sub> (See Figure 11)



Figure 75. Frequency Response to Differential Output for Various Capacitive Loads (Se[e Figure 12\)](#page-8-2)



*Figure 76. Frequency Response to Differential Output for Various Capacitive Loads with Series R = 10 Ω (Se[e Figure 13\)](#page-8-3)*



*Figure 77. Frequency Response to VGAx for Various Capacitive Loads (Se[e Figure 14\)](#page-8-4)*



*Figure 78. Frequency Response to VGAx for Various Capacitive Loads with Series R =10 Ω (Se[e Figure 16\)](#page-9-0)*



*Figure 79. Frequency Response vs. Gain to VGAx for Various Supply Voltages (Se[e Figure 18\)](#page-9-1)*



*Figure 80. Frequency Response vs. Gain to Differential Output for Various Supply Voltages(See [Figure 19\)](#page-9-2)*



*Figure 81. VOCM Frequency Response to Differential Output (Se[e Figure 21\)](#page-10-0)*



Figure 82. OFSx Frequency Response to Differential Output (Se[e Figure 22\)](#page-10-1) 



Figure 83. Output Offset Voltage vs. V<sub>GAIN</sub> vs. Temperature (Se[e Figure 26 a](#page-10-2)n[d Figure 27\)](#page-11-0)





Figure 85. Output Referred Noise vs. V<sub>GAIN</sub> (See Figure 32)



Figure 86. Input Referred Noise vs. Frequency (Se[e Figure 34\)](#page-12-0) 



Figure 87. Noise Figure vs. V<sub>GAIN</sub> (Se[e Figure 36\)](#page-12-1)







Figure 89. VOCM Common-Mode Rejection vs. Frequency (Se[e Figure 37\)](#page-12-3) 



RLOAD and Various Supplies (Se[e Figure 38\)](#page-12-4)



07736-114

Figure 91. Harmonic Distortion to VGAx vs. C<sub>LOAD</sub> [\(Figure 39\)](#page-13-0)



Figure 92. Harmonic Distortion to Differential Output vs.  $R_{LOAD}$  and Various Supplies (Se[e Figure 40\)](#page-13-1) 



*Figure 95. HD2 andHD3 to Differential Output (Se[e Figure 46](#page-14-1) throug[h Figure 49\)](#page-14-2)*



*Figure 96. IMD3 and OIP3 to VGAx (Se[e Figure 50](#page-14-3) an[d Figure 51\)](#page-15-0)*



*Figure 93. Harmonic Distortion to Differential Output vs. CLOAD (Se[e Figure 41\)](#page-13-2)*



*Figure 94. HD2 and HD3 to VGAx (Se[e Figure 42](#page-13-3) Throug[h Figure 45\)](#page-14-0)*



*Figure 97. IMD3 and OIP3 to Differential Output (Se[e Figure 52](#page-15-1) an[d Figure 53\)](#page-15-2)*

07736-121

07736-122



*Figure 98. Input P1dB vs. VGAIN (Se[e Figure 54\)](#page-15-3)*



*Figure 99. Pulse Response to VGAx, VGAIN = 0.7 V (Se[e Figure 55](#page-15-4) an[d Figure 57\)](#page-16-0)*



*(Se[e Figure 56](#page-15-5) an[d Figure 58\)](#page-16-1)*



*Figure 101. VOCM Pulse Response (Se[e Figure 59\)](#page-16-2)*



*Figure 102. OFSx Pulse Response (Se[e Figure 60\)](#page-16-3)*







Figure 104. Pulse Response to Differential Output for Various Capacitive Loads,  $V_{GAIN} = 0.7 V$  (Se[e Figure 62\)](#page-16-5)



Figure 105. Pulse Response to Differential Output for Various Capacitive Loads with Series R = 10  $\Omega$ , V<sub>GAIN</sub> = 0.7 V (Se[e Figure 63\)](#page-17-0)



Figure 106. Gain Response to VGAx or Differential Output (Se[e Figure 64 a](#page-17-1)n[d Figure 65\)](#page-17-2)



Figure 107. Preamp Overdrive Recovery (Se[e Figure 66\)](#page-17-3) 



Figure 108. VGA Overdrive Recovery,  $V_{GAIN} = 0.7$  V (Se[e Figure 67\)](#page-17-4)



Figure 109. PSRR (Se[e Figure 68 a](#page-17-5)n[d Figure 69\)](#page-18-0)



Figure 110. Quiescent Supply Current (Se[e Figure 70\)](#page-18-1) 

## <span id="page-27-0"></span>THEORY OF OPERATION **OVERVIEW**

<span id="page-27-1"></span>The [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) is a dc-coupled quad channel VGA with a fixed gain-of-2 (6 dB) preamplifier and a single-ended-to-differential output amplifier with level shift capability that can be used as an ADC driver. [Figure 111](#page-28-2) shows a representative block diagram of a single channel; all four channels are identical. The supply can operate from  $\pm 2.5$  V to  $\pm 5$  V. The primary application is as a pulse processor for medical positron emission tomography (PET) imaging; however, the device is useful for any dc-coupled application that can benefit from variable gain.

The signal chain consists of three fundamental stages: the preamplifier, the variable gain amplifier, and the differential output buffer amplifier. The preamplifier has an internally fixed gain-of-2 (6 dB). The VGA comprises an attenuator that provides 0 dB to 24 dB of attenuation, followed by a fixed gain 18 dB (8×) amplifier. The single-ended VGA output is connected directly to the noninverting input of the differential output (post) amplifier, which has a differential fixed gain-of-2 (6 dB).

The gain range from the preamp input to the VGA output is 0 dB to 24 dB. The aggregate gain range from preamp input to the differential postamplifier output is 6 dB to 30 dB.

The ideal gain equation for the gain from the single-ended input to the output is

$$
V_{GAIN} = V_{GNHx} - V_{GNLO}
$$
 (1)

$$
Gain = 20 \frac{dB}{V} \times V_{GAN} + ICPT
$$
 (2)

The ideal value for ICPT, or the intercept, is defined at  $V_{\text{GAN}} = 0$  V. The ICPT for the VGA output and differential amplifier outputs equals 12.1 dB and 18.1 dB, respectively. The actual intercept varies with any additional gain or loss along the signal path. The measured values are both approximately 0.2 dB low.

### <span id="page-27-2"></span>**PREAMP**

The preamplifier is a current feedback amplifier, designed to drive the internal 100  $\Omega$  gain setting resistors and the resistive attenuator, which together result in a nominal load to the preamplifier of about 113 Ω. Normally, the negative preamp input, IPNx, is not connected externally. The positive input IPPx is the high impedance input of the current feedback amp. Note that, at the largest supply voltage of  $\pm$ 5 V, the input signal can become so large that the preamplifier output cannot deliver the required current to drive the 113  $\Omega$  load and, therefore, limits at 6 V p-p. This means that the input limits at 3 V p-p.

The short-circuit input referred noise at maximum VGA gain is about 2.3 nV/√Hz, and this accounts for all of the amplifiers and gain setting resistors. When measuring the input referred noise from the VGA output, the number is slightly lower at  $2.1 \text{ nV}/\sqrt{\text{Hz}}$ because the noise of the post-amplifier is not included in the noise calculation.

### <span id="page-27-3"></span>**VGA**

The VGA has a voltage feedback architecture and uses analog control to vary the gain. Its low gain range helps to maintain low offset and is intended for gain trim applications. The offset of the preamp and the VGA are trimmed; therefore, the maximum input referred offset is <0.5 mV over temperature (se[e Figure 26\)](#page-10-2). Keeping the gain of each stage relatively low also allows the bandwidth to stay high.

The gain of the VGA is adjusted using the fully differential control inputs, GNHx and GNLO. The GNLO pin is internally connected to all four channels and must be biased externally. Under typical conditions, the GNLO pin is grounded. The gain high control pins (GNHx) are independent for each channel. The gain slope is nominally 20 dB/V. With GNLO connected to ground, each GNHx input can have a voltage applied from VNEG to VPOS without gain foldover.

To make use of the full gain range of the VGA, the nominal gain control voltage needed at GNHx is ±0.65 V relative to the voltage applied to GNLO. At the lowest supply voltage of  $\pm 2.5$  V, the GNLO pin must always be grounded. With increasing supply, the common-mode range of the gain control interface increases. This means that GNLO can be anywhere within  $\pm$ 1.2 V at  $\pm$ 3.3 V supplies and  $\pm$ 2.8 V at  $\pm$ 5 V supplies.

<span id="page-27-4"></span>**Table 5. Gain Control Input Range**

<b>Supply Voltage (V)</b>	<b>GNLO Voltage Range (V)</b>	<b>V</b> GAIN Range (V)
±5	±2.8	$\pm 0.65$
$\pm$ 3.3	±1.2	$\pm 0.65$
$+2.5$	0	$\pm 0.65$

For example, with a 3.3 V supply, the outputs of a quad, singlesupply DAC, such as the 10-bit, [AD5314,](http://www.analog.com/AD5314?doc=AD8264.pdf) drive the GNHx pins directly. The output current rating of a low voltag[e ADR4520](http://www.analog.com/ADR4520?doc=AD8264.pdf) LDO reference (2.048 V) is more than adequate to drive the REFHI pin of th[e AD5314](http://www.analog.com/AD5314?doc=AD8264.pdf) plus a 2:1, 10 kΩ resistive voltage divider between the  $V<sub>OUT</sub>$  pin and the GND pin. Connect the center tap of the divider (VREF/2) to the GNLO pin of the [AD8264.](http://www.analog.com/AD8264?doc=AD8264.pdf)



### <span id="page-28-2"></span><span id="page-28-0"></span>**POST AMPLIFIER**

From the preamp input to the VGA output (VGAx), the gain is noninverting. As can be seen i[n Figure 111,](#page-28-2) the VGAx pins drive the positive input of the differential amplifier. The gain is inverting from the input of the preamp to the output pin at VOLx, and the gain is noninverting to the output VOHx.

Other than the input from VGAx, each differential amplifier has two additional inputs: VOCM and OFSx. A common VOCM pin is shared among all four postamplifiers, while separate OFSx pins are provided for each channel.

### **VOCM Pin**

The VOCM pin sets the common-mode voltage of the differential output and must be biased by an external voltage. When driving a dc-coupled ADC, the voltage typically comes from the ADC reference, as shown in the [Applications Information s](#page-29-0)ection.

If dc level shift is not necessary, the VOCM pin is connected to ground.

### **OFSx Pins**

The OFSx pins are the inverting inputs of the differential post amplifiers and can be used to prebias a differential dc offset at the output. This is very useful when the input is a unipolar pulse because the user can set up the gain and the offset in such a way as to optimally map a unipolar pulse into the full-scale input of an ADC, while dc coupling throughout.

If dc offset is not desired, then connect the OFSx pins to ground. However, the OFSx pins can also be used as separate inputs if the user wants this function.

### <span id="page-28-1"></span>**NOISE**

At maximum gain, the preamplifier is the primary contributor of noise and results in a differential output referred noise of roughly 73 nV/ $\sqrt{Hz}$ . The noise at the VGAx outputs is 34 nV/ $\sqrt{Hz}$ , and because of the gain-of-2, the VGA output noise is amplified by 6 dB to 68 nV/ $\sqrt{Hz}$ . The differential amplifier, including the gain setting resistors, contributes another 26 nV/ $\sqrt{Hz}$ , and the rms sum results in a total noise of 73 nV/ $\sqrt{Hz}$ . At the lowest gain, the noise at the VGA output is approximately 19  $\text{nV}/\sqrt{\text{Hz}}$ , and when multiplied by two, it results in 38 nV/ $\sqrt{Hz}$  at the differential output; again, rms summing this with the 26 nV/ $\sqrt{Hz}$  of the differential amplifier causes the total output referred noise to be approximately 46 nV/ $\sqrt{\text{Hz}}$ .

The input referred noise to the preamplifier at maximum gain is 2.3 nV/ $\sqrt{Hz}$  and increases with decreasing gain. Note that all noise numbers include the necessary gain setting resistors.

## <span id="page-29-1"></span><span id="page-29-0"></span>APPLICATIONS INFORMATION **A LOW CHANNEL COUNT APPLICATION CONCEPT USING A DISCRETE REFERENCE**

The [AD8264 i](http://www.analog.com/AD8264?doc=AD8264.pdf)s particularly well suited for use in the analog front end of medical PET imaging systems. [Figure 112](#page-29-2) shows how to use the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) with th[e AD5314 \(](http://www.analog.com/AD5314?doc=AD8264.pdf)a 4-channel, 10-bit DAC) and th[e AD9222](http://www.analog.com/AD9222?doc=AD8264.pdf)[/AD9228](http://www.analog.com/AD9228?doc=AD8264.pdf) (an octal or quad, 12-bit ADC, respectively). The DAC sets the gain of th[e AD8264.](http://www.analog.com/AD8264?doc=AD8264.pdf) Note that the full gain span of 24 dB is achieved with this setup because the gain control input range of th[e AD8264 i](http://www.analog.com/AD8264?doc=AD8264.pdf)s very close to 1.25 V. The GNLO pin must offset by  $1.25/2 = 625$  mV because the gain control input is bipolar around the voltage applied at GNLO. This is done with two 1 kΩ, 1% resistors. The approximately 1  $\mu$ A of bias current flowing from the GNLO pin does not contribute a significant error because the basic gain error of the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) is the limiting factor.

The [ADR127](http://www.analog.com/ADR127?doc=AD8264.pdf) 1.25 V precision reference with an input of 3.3 V can supply −2 mA to +5 mA from −40°C to +125°C, which is sufficient to drive both the resistive divider and the REFIN pin of th[e AD5314.](http://www.analog.com/AD5314?doc=AD8264.pdf) Th[e AD5314 i](http://www.analog.com/AD5314?doc=AD8264.pdf)s based on the string DAC concept, which means that the REFIN pin looks like a resistor that is nominally 45 kΩ; this results in a current draw of 1.25 V/45 kΩ = 28 μA. Even at the lowest specified resistance of 37 kΩ, this is still only a current of 34 μA. Therefore, the total current draw from th[e ADR127 i](http://www.analog.com/ADR127?doc=AD8264.pdf)s the 625 μA of the resistive divider plus ~30 μA, which equals ~655 μA, well below the 5 mA maximum current.

[Figure 112](#page-29-2) also includes the DAC output equation, which indicates that the output can vary between 0 V and VREF = 1.25 V.

The output of th[e AD8264 i](http://www.analog.com/AD8264?doc=AD8264.pdf)s ideal to drive an ADC like the 1.8 V quad-channe[l AD9228.](http://www.analog.com/AD9228?doc=AD8264.pdf) If eight channels are needed, tw[o AD8264s](http://www.analog.com/AD8264?doc=AD8264.pdf) with the octal [AD9222](http://www.analog.com/AD9222?doc=AD8264.pdf) ADC achieve the same thing. The same resistive divider can be used for two [AD8264s](http://www.analog.com/AD8264?doc=AD8264.pdf) because the bias current flowing is now  $\sim$ 2  $\mu$ A, but this still only introduces an error of 1 mV with ideally matched resistors. With 20 dB/V gain scaling, this is a gain error of only 0.02 dB, which is much smaller than the fundamental gain error of the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) (typically ~0.2 dB).

The single-ended-to-differential amplifier of the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) amplifies the VGA output signal by 6 dB and can provide the required dc bias of th[e AD9222/](http://www.analog.com/AD9222?doc=AD8264.pdf)[AD9228,](http://www.analog.com/AD9228?doc=AD8264.pdf) as shown i[n Figure 112.](#page-29-2)  The ADC is connected with the default internal reference because the SENSE pin is grounded. With this connection, the [AD9222/](http://www.analog.com/AD9222?doc=AD8264.pdf) [AD9228 V](http://www.analog.com/AD9228?doc=AD8264.pdf)REF pin is an output that provides 1 V; this is then connected to the VOCM input of th[e AD8264,](http://www.analog.com/AD8264?doc=AD8264.pdf) which sets the output common-mode voltage of the VOHx and VOLx pins to 1 V. This voltage is very close to the recommended optimal value of VDD/2 = 0.9 V. With this configuration, the ADC inputs are set to a full-scale (FS) of 2 V p-p.

Note that it is not recommended for the ADC VREF to drive many loads; therefore, for multipl[e AD8264s](http://www.analog.com/AD8264?doc=AD8264.pdf), buffer the VREF.



<span id="page-29-2"></span>Figure 112. Application Concept of th[e AD8264 w](http://www.analog.com/AD8264?doc=AD8264.pdf)ith th[e AD5314 1](http://www.analog.com/AD5314?doc=AD8264.pdf)0-Bit DAC and th[e AD9222](http://www.analog.com/AD9222?doc=AD8264.pdf)[/AD9228 1](http://www.analog.com/AD9228?doc=AD8264.pdf)2-Bit ADC

07736-083

## <span id="page-30-0"></span>**A DC CONNECTED CONCEPT EXAMPLE**

The dc connected concept example i[n Figure 113](#page-30-1) is an application with the 40-channel [AD5381,](http://www.analog.com/AD5381?doc=AD8264.pdf) 3 V, 12-bit DAC. The main difference between this example an[d Figure 112 i](#page-29-2)s that, for the sam[e ADR127](http://www.analog.com/ADR127?doc=AD8264.pdf) 1.25 V reference, the full-scale output of the DAC is from 0 V to  $2 \times$  VREFIN = 2.5 V. Two options for gain control include the following:

- Use the same circuit as i[n Figure 112 b](#page-29-2)ut use only half the DAC output voltage from 0 V to 1.25 V. This is the simplest solution, requiring the fewest extra components. Note that the overall gain resolution increases by one bit to 11 bits over the 10-bi[t AD5314.](http://www.analog.com/AD5314?doc=AD8264.pdf)
- Ground GNLO and scale the DAC output so that the GNHx inputs vary from −0.652 V to +0.625 V. [Figure 113](#page-30-1)  shows a possible circuit implementation using a divider between the DAC output and a −1.25 V reference.

GNLO cannot simply be increased to 1.25 V because, for a given supply voltage, GNLO has a limited voltage range to achieve the full gain span (see [Table 5\)](#page-27-4).

However, a third possibility is to use another voltage that is between 1.2 V and 625 mV on GNLO, such as 1 V. In this case, the DAC must vary from 0.375 V to 1.625 V to achieve the fully specified gain range.

Note the gain limits when the differential gain control exceeds ±0.625 V, either to 6 dB or to 30 dB. If the differential gain control input voltage is exceeded, no gain foldover occurs.

[Figure 113](#page-30-1) shows how the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) is connected in a PET application. The PMT generates a negative-going current pulse that results in a voltage pulse at the preamplifier input and a differential output pulse on VOLx and VOHx.

To fully appreciate the advantages of the [AD8264,](http://www.analog.com/AD8264?doc=AD8264.pdf) note the common-mode and polarity conversion afforded. Th[e AD9228,](http://www.analog.com/AD9228?doc=AD8264.pdf)  as with most modern ADCs, is a low voltage, single-polarity device. Recall that the PMT is a high voltage device that yields a negative pulse. To map the pulse to the input range of the ADC, the pulse must be inverted, shifted, and amplified to the full input range of the ADC. This is done by using the gain control, signal offset, and common-mode features of th[e AD8264.](http://www.analog.com/AD8264?doc=AD8264.pdf)

The full-scale input of the converter is 0 V to 2 V, with a commonmode of 1 V. Match the VOCM voltage of th[e AD8264 t](http://www.analog.com/AD8264?doc=AD8264.pdf)o the ADC common mode (VREF  $= 1$  V), and the two devices can be connected directly using an appropriate level of the antialiasing filter. The PMT signal is 0 V to −0.1 V. With a gain of 20× (26 dB), the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) output signal range is 2 V p-p. Prebias the signal negative by −0.5 V using th[e AD8264 O](http://www.analog.com/AD8264?doc=AD8264.pdf)FSx inputs, which sets  $VOHx = 1.5$  V and  $VOLx = 0.5$  V for  $VOCM = 1$  V. The output is perfectly matched to the input of the ADC.

Note that, by connecting VOLx to the positive ADC input and VOHx to the negative ADC input, the negative input pulse is inverted automatically. The VGAx output is still a negative pulse, amplified by 20 dB for this example.



<span id="page-30-1"></span>Figure 113. Concept Application o[f AD8264 w](http://www.analog.com/AD8264?doc=AD8264.pdf)ith 40-Channe[l AD5381 1](http://www.analog.com/AD5381?doc=AD8264.pdf)2-Bit, 3 V DAC an[d AD9222](http://www.analog.com/AD9222?doc=AD8264.pdf)[/AD9228 1](http://www.analog.com/AD9228?doc=AD8264.pdf)2-Bit ADC

## AD8264 Data Sheet



<span id="page-31-0"></span>Figure 114. Evaluation Setup for DC-Coupled Analog Front-End Pulse Processing Application Using th[e AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf)



Figure 115[. AD5381 E](http://www.analog.com/AD5381?doc=AD8264.pdf)valuation Software-AD5381 Option Selected.

A convenient method of verifying and customizing the signal chains shown i[n Figure 112 a](#page-29-2)nd [Figure 113 i](#page-30-1)s by ordering the corresponding evaluation boards available on [www.analog.com.](http://www.analog.com/) The [AD8264-EVALZ i](http://analog.com/EVAL-AD8264?doc=ad8264.pdf)s a platform through which the user can quickly become familiar with the features and performance capabilities of th[e AD8264.](http://www.analog.com/AD8264?doc=AD8264.pdf) See th[e Evaluation Board s](#page-33-0)ection for more information.

When configuring evaluation boards around th[e AD8264-EVALZ,](http://analog.com/EVAL-AD8264?doc=ad8264.pdf)  always be certain to refer to the latest revision of th[e AD5381](http://www.analog.com/AD5381?doc=AD8264.pdf) and/or [AD9228 d](http://www.analog.com/AD9228?doc=AD8264.pdf)ata sheets for hardware revisions or updates. Th[e EVAL-AD5380SDPZ](http://www.analog.com/EVAL-AD5380?doc=AD8264.pdf) (a 40-channel DAC) connects to the [EVAL-SDP-CB1Z a](http://www.analog.com/EVAL-SDP-CB1Z?doc=AD8264.pdf)nd includes a software evaluation program to control the DAC. The [AD5380](http://www.analog.com/AD5380?doc=AD8264.pdf) evaluation software allows the user to configure and program DAC parameters such as input codes, offset level, and output range, based on a 2.5 V or 1.25 V reference. For example, as shown in [Figure 114,](#page-31-0) the reference can be set to 1.25 V, with a 0 V to 1.25 V output range to drive the GNHx inputs. For DAC user application information, refer to [UG-757.](http://www.analog.com/EVAL-AD5380?doc=AD8264.pdf) 

The ADC evaluation kit includes the [AD9228-65EBZ](http://www.analog.com/EVAL-AD9228?doc=ad8264.pdf) board and the [HSC-ADC-FIFO5](http://www.analog.com/UG-173?doc=ad8264.pdf) board to decode the ADC output. The kit also leverages the capabilities of VisualAnalog®, powerful simulation and data analysis software that enables the user to run FFTs and to perform real-time capture of the output levels.



Figure 116. Evaluation Setup for AC Signal Processing Application Using th[e AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf)

## <span id="page-33-0"></span>EVALUATION BOARD

Analog Devices, Inc. provides evaluation boards to customers as a support service so that the circuit designer can become familiar with the device in the most efficient way possible. Th[e AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) evaluation board provides a fast, easy, and convenient means to assess the performance of th[e AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) before going through the hassle and expense of design and layout of a custom board. The board is shipped fully assembled and tested, and it provides basic functionality as shipped. Standard connectors enable the user to attach standard lab test equipment without having to wait for the rest of the design to be completed. [Figure 117](#page-33-2) shows a digital image of the top view, an[d Figure 118 s](#page-34-0)hows the schematic diagram of th[e AD8264 e](http://www.analog.com/AD8264?doc=AD8264.pdf)valuation board.

The printed circuit board (PCB) artwork for all conductor and silkscreen layers is shown i[n Figure 119 t](#page-35-0)[o Figure 124.](#page-35-1) A description of a typical test setup can be found in th[e Applications](#page-29-0)  [Information s](#page-29-0)ection. The PCB artwork can be used as a guide for circuit layout and placement of devices. This is particularly useful for multiple function circuits with many pins, requiring multiple passive components.

## <span id="page-33-1"></span>**CONNECTING AND USING THE [AD8264-EVALZ](http://www.analog.com/EVAL-AD8264?doc=AD8264.pdf)**

The  $AD8264$  operates with bipolar power supplies from  $\pm 2.5$  V dc to ±5 V dc. Make sure the current capacity is ≥400 mA. Connect a ground reference from the supplies to any of the black test loops, the positive supply to the red test loop  $(+V)$ , and the negative supply to the blue test loop  $(-V)$ .

Notice that the board is shipped with jumpers installed on the 2-pin headers marked GN1\_2, GN3\_4, OFS\_12, OFS\_34, GNLO, and VOCM. If these jumpers are missing, the offset and commonmode functions float high, substantially increasing the quiescent current of the board.

Apply input signals to any of the preamps at the SMA connectors, IN1 through IN4. These connectors are terminated with 50  $\Omega$  to accommodate typical signal generator analyzer voltage source impedances. The gain of the  $AD8264$  preamps is fixed at 6 dB (2 $\times$ ) and can be monitored at the SMA connectors, OP1\_2 and OP3\_4, if desired. Note that there are output selector switches for each pair of preamps and 453  $\Omega$  resistors in series with the preamp outputs.



<span id="page-33-2"></span>Figure 117. Digital Image of th[e AD8264-EVALZ \(](http://www.analog.com/EVAL-AD8264?doc=AD8264.pdf)Top View)



Figure 118[. AD8264-EVALZ S](http://www.analog.com/EVAL-AD8264?doc=AD8264.pdf)chematic

<span id="page-34-0"></span>The SMA connectors, VGA1 through VGA4, enable signal monitoring at these nodes, with 453  $\Omega$  resistors for protecting the device. These resistors can be shorted at the discretion of the user if wide bandwidth is desired. The differential outputs are provided with 0.1" spacing 2-pin headers, which fit the low capacitance Tektronix differential scope probe P6045 model.

Note that the gain control input of the [AD8264](http://www.analog.com/AD8264?doc=AD8264.pdf) is differential. Each channel has its own gain control pin (GNHx); however, pairs of pins are connected together on the evaluation board and connected to a test loop. The 2-pin headers are provided for jumpers to connect the gain pins to ground, preventing the

quiescent gain control voltage at the GNHx pins from floating high. The low sides of the gain controls for each channel are internally connected in the [AD8264,](http://www.analog.com/AD8264?doc=AD8264.pdf) and a 2-pin header with jumper is provided to connect this pin (GNLO) to ground as well.

A similar arrangement of 2-pin headers is provided for the output offset voltage. As shipped, the offset pins are connected to ground, preventing the pins from floating high.

For connecting to an ADC, remove the jumpers at the OF1\_2 and OF3\_4 headers and connect the appropriate offset voltage at the test loops, OF12 and OF34. If the VOCM pin is buffered, it can be connected to the reference of the ADC.



Figure 119. Component Side Assembly

07736-089

<span id="page-35-0"></span>

Figure 120. Component Side Copper





Figure 121. Component Side Silk Screen



Figure 122. Secondary Side Copper



Figure 123. Ground Plane



Figure 124. Power Plane

## AD8264 Data Sheet

<span id="page-35-1"></span>07736-091

## <span id="page-36-0"></span>OUTLINE DIMENSIONS



### <span id="page-36-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2009–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07736-0-10/18(C)**



www.analog.com

Rev. C | Page 37 of 37