

# Improved Second Source to the EL2020

## **ADEL2020**

NC = NO CONNECT

FEATURES
Ideal for Video Applications
0.02% Differential Gain
0.04° Differential Phase
0.1 dB Bandwidth to 25 MHz (G = +2)
High Speed
90 MHz Bandwidth (-3 dB)
500 V/μs Slew Rate
60 ns Settling Time to 0.1% (V₀ = 10 V Step)
Low Noise
2.9 nV/√Hz Input Voltage Noise
Low Power
6.8 mA Supply Current
2.1 mA Supply Current (Power-Down Mode)
High Performance Disable Function
Turn-Off Time of 100 ns

#### **GENERAL DESCRIPTION**

The ADEL2020 is an improved second source to the EL2020. This op amp improves on all the key dynamic specifications while offering lower power and lower cost. The ADEL2020 offers 50% more bandwidth and gain flatness of 0.1 dB to beyond 25 MHz. In addition, differential gain and phase are less than 0.05% and  $0.05^\circ$  while driving one back terminated cable (150  $\Omega$ ).

Input to Output Isolation of 54 dB (Off State)





Figure 1. Fine-Scale Gain (Normalized) vs. Frequency for Various Supply Voltages,  $R_F = 750 \Omega$ , Gain = +2

## CONNECTION DIAGRAMS



The ADEL2020 offers other significant improvements. The most important is lower power supply current (33% less than the competition) with higher output drive. Important specifications like voltage noise and offset voltage are less than half of those for the EL2020. The ADEL2020 also provides an improved disable feature. The disable time (to high output impedance) is 100 ns with guaranteed break before make. The ADEL2020 is offered for the industrial temperature range of –40°C to +85°C and comes in both PDIP and SOIC packages.




Figure 2. Differential Gain and Phase vs. Supply Voltage

## REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## $\label{eq:adelta} \textbf{ADEL2020-SPECIFICATIONS} \ \ (@\ \textit{T}_{A} = 25^{\circ}\textit{C},\ \textit{V}_{S} = \pm 15\ \textit{V}\ \textit{dc},\ \textit{R}_{L} = 150\ \Omega,\ \textit{unless otherwise noted.})$

			ADEL2020A			
Parameter	Conditions	Temperature	Min	Typ	Max	Unit
INPUT OFFSET VOLTAGE Offset Voltage Drift		$T_{MIN}$ to $T_{MAX}$		1.5 2.0 7	7.5 10.0	mV mV μV/°C
COMMON-MODE REJECTION  Vos  ±Input Current	$V_{CM} = \pm 10 \text{ V}$	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	50	64 0.1	1.0	dΒ μΑ/V
POWER SUPPLY REJECTION $V_{OS}$ ±Input Current	$V_S = \pm 4.5 \text{ V to } \pm 18 \text{ V}$	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	65	72 0.05	0.5	dΒ μΑ/V
INPUT BIAS CURRENT	-Input +Input	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$		0.5 1	7.5 15	μΑ μΑ
INPUT CHARACTERISTICS +Input Resistance -Input Resistance +Input Capacitance			1	10 40 2		MΩ Ω pF
OPEN-LOOP TRANSRESISTANCE	$V_{O} = \pm 10 \text{ V}$ $R_{L} = 400 \Omega$	$T_{MIN}$ to $T_{MAX}$	1	3.5		ΜΩ
OPEN-LOOP DC VOLTAGE GAIN	$R_{L} = 400 \ \Omega, V_{OUT} = \pm 10 \ V$ $R_{L} = 100 \ \Omega, V_{OUT} = \pm 2.5 \ V$	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	80 76	100 88		dB dB
OUTPUT VOLTAGE SWING Short-Circuit Current Output Current	$R_{\rm L}$ = 400 $\Omega$	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	±12.0	±13.0 150 60		V mA mA
POWER SUPPLY Operating Range Quiescent Current Power-Down Current Disable Pin Current Min Disable Pin Current to Disable	Disable Pin = 0 V	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	±3.0	6.8 2.1 290 30	±18 10.0 3.0 400	V mA mA μA μA
DYNAMIC PERFORMANCE 3 dB Bandwidth  0.1 dB Bandwidth Full Power Bandwidth  Slew Rate Settling Time to 0.1% Differential Gain Differential Phase	$G = +1; R_{FB} = 820$ $G = +2; R_{FB} = 750$ $G = +10; R_{FB} = 680$ $G = +2; R_{FB} = 750$ $V_{O} = 20 \text{ V p-p},$ $R_{L} = 400 \Omega$ $R_{L} = 400 \Omega, G = +1$ $10 \text{ V Step, } G = -1$ $f = 3.58 \text{ MHz}$ $f = 3.58 \text{ MHz}$			90 70 30 25 8 500 60 0.02 0.04		MHz MHz MHz MHz V/µs ns % Degree
INPUT VOLTAGE NOISE	f = 1 kHz			2.9		nV/√Hz
INPUT CURRENT NOISE	$-I_{IN}$ , f = 1 kHz + $I_{IN}$ , f = 1 kHz			13 1.5		$pA/\sqrt{Hz}$ $pA/\sqrt{Hz}$
OUTPUT RESISTANCE	Open Loop (5 MHz)			15		Ω

Specifications subject to change without notice.

-2- REV. A

## ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation <sup>2</sup> Observe Derating Curves
Output Short Circuit Duration Observe Derating Curves
Common-Mode Input Voltage $\dots \pm V_S$
Differential Input Voltage ±6 V
Storage Temperature Range
PDIP and SOIC65°C to +125°C
Operating Temperature Range40°C to +85°C
Lead Temperature Range (Soldering 60 sec) 300°C

#### NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>8-Lead PDIP:  $\theta_{IA} = 90^{\circ}\text{C/W}$ 

20-Lead SOIC Package:  $\theta_{JA} = 150^{\circ}\text{C/W}$ 




Figure 3. Offset Null Configuration

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the ADEL2020 is limited by the associated rise in junction temperature. For the plastic packages, the maximum safe junction temperature is 145°C. If the maximum is exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the overheated condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves in figure 4.

While the ADEL2020 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions.




Figure 4. Maximum Power Dissipation vs. Temperature

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADEL2020AN	−40°C to +85°C	8-Lead PDIP	N-8
ADEL2020AR-20	−40°C to +85°C	20-Lead SOIC	R-20
ADEL2020AR-20-REEL	−40°C to +85°C	20-Lead SOIC	R-20


## CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADEL2020 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -3-

## **ADEL2020-Typical Performance Characteristics**



TPC 1. Closed-Loop Gain and Phase vs. Frequency, G=+ 1,  $R_L=150~\Omega$ ,  $R_F=1~k\Omega$  for  $\pm 15~V$ ,  $910~\Omega$  for  $\pm 5~V$ 


100

90

-3dB BANDWIDTH - MHz 80 20 20 40

30


20




TPC 2. -3 dB Bandwidth vs. Supply Voltage,  $Gain=+1,\,R_L=150\,\Omega$ 

10 12


SUPPLY VOLTAGE - ±V




TPC 3. Closed-Loop Gain and Phase vs. Frequency,  $G=-1,\,R_L=150\,\Omega,\,R_F=680\,\Omega$  for  $\pm\,15\,\,V,\,620\,\Omega$  for  $\pm\,5\,\,V$ 



TPC 4. Closed-Loop Gain and Phase vs. Frequency,  $G=+1,\,R_L=1\,k\Omega,\,R_F=1\,k\Omega$  for  $\pm\,15\,V,\,910\,\Omega$  for  $\pm\,5\,V$ 




TPC 5. -3 dB Bandwidth vs. Supply Voltage, Gain = -1,  $R_L = 150 \Omega$ 




TPC 6. Closed-Loop Gain and Phase vs. Frequency,  $G=-1,\,R_L=1\,k\Omega,\,R_F=680\,\Omega$  for  $V_S=\pm 15\,V,\,620\,\Omega$ for ±5 V


REV. A -4-




TPC 7. Closed-Loop Gain and Phase vs. Frequency, G=+2,  $R_L=150~\Omega$ ,  $R_F=750~\Omega$  for  $\pm 15~V$ ,  $715~\Omega$  for  $\pm 5~V$ 




TPC 10. Closed-Loop Gain and Phase vs. Frequency, G = +2,  $R_L = 1$  k $\Omega$ ,  $R_F = 750$   $\Omega$  for  $\pm 15$  V, 715  $\Omega$  for  $\pm 5$  V




TPC 8. –3 dB Bandwidth vs. Supply Voltage, Gain = +2,  $R_L$  = 150  $\Omega$ 



TPC 11. –3 dB Bandwidth vs. Supply Voltage, Gain = +10,  $R_L$  = 150  $\Omega$ 




TPC 9. Closed-Loop Gain and Phase vs. Frequency, G=+10,  $R_{\rm L}=150~{\rm k}\Omega$ 




TPC 12. Closed-Loop Gain and Phase vs. Frequency, G = +10,  $R_L = 1 \text{ k}\Omega$ 


REV. A -5-




TPC 13. Maximum Undistorted Output Voltage vs. Frequency




TPC 14. Power Supply Rejection vs. Frequency




TPC 15. Input Voltage and Current Noise vs. Frequency



TPC 16. Closed-Loop Output Resistance vs. Frequency



TPC 17. Supply Current vs. Junction Temperature



TPC 18. Slew Rate vs. Supply Voltage

-6- REV. A

Figure 5. Connection Diagram for  $A_{VCL} = +1$ 




Figure 6. Connection Diagram for  $A_{VCL} = -1$ 




Figure 7. Connection Diagram for  $A_{VCL} = +2$ 




Figure 8. Connection Diagram for  $A_{VCL} = +10$ 

REV. A -7-

#### **GENERAL DESIGN CONSIDERATIONS**

The ADEL2020 is a current feedback amplifier optimized for use in high performance video and data acquisition systems. Since it uses a current feedback architecture, its closed-loop bandwidth depends on the value of the feedback resistor. The -3 dB bandwidth is also somewhat dependent on the power supply voltage. Lowering the supplies increases the values of internal capacitances, reducing the bandwidth. To compensate for this, smaller values of feedback resistors are used at lower supply voltages.

## POWER SUPPLY BYPASSING

Adequate power supply bypassing can be critical when optimizing the performance of a high frequency circuit. Inductance in the power supply leads can contribute to resonant circuits that produce peaking in the amplifier's response. In addition, if large current transients must be delivered to the load, then bypass capacitors (typically greater than 1  $\mu F)$  will be required to provide the best settling time and lowest distortion. Although the recommended 0.1  $\mu F$  power supply bypass capacitors will be sufficient in most applications, more elaborate bypassing (such as using two paralleled capacitors) may be required in some cases.

#### **CAPACITIVE LOADS**

When used with the appropriate feedback resistor, the ADEL2020 can drive capacitive loads exceeding 1000 pF directly without oscillation. Another method of compensating for large load capacitance is to insert a resistor in series with the loop output. In most cases, less than 50  $\Omega$  is all that is needed to achieve an extremely flat gain response.

#### **OFFSET NULLING**

A 10 k $\Omega$  pot connected between Pins 1 and 5, with its wiper connected to V+, can be used to trim out the inverting input current (with about  $\pm 20~\mu A$  of range). For closed-loop gains above about 5, this may not be sufficient to trim the output offset voltage to zero. Tie the pot's wiper to ground through a large value resistor (50 k $\Omega$  for  $\pm 5$  V supplies, 150 k $\Omega$  for  $\pm 15$  V supplies) to trim the output to zero at high closed-loop gains.

## **OPERATION AS A VIDEO LINE DRIVER**

The ADEL2020 is designed to offer outstanding performance at closed-loop gains of 1 or greater. At a gain of 2, the ADEL2020 makes an excellent video line driver. The low differential gain and phase errors and wide -0.1 dB bandwidth are nearly independent of supply voltage and load. For applications requiring widest 0.1 dB bandwidth, it is recommended to use 715  $\Omega$  feedback and gain resistors. This will result in about 0.05 dB of peaking and a -0.1 dB bandwidth of 30 MHz on  $\pm$ 15 V supplies.

#### DISABLE MODE

By pulling the voltage on Pin 8 to common (0 V), the ADEL2020 can be put into a disabled state. In this condition, the supply current drops to less than 2.8 mA, the output becomes a high impedance, and there is a high level of isolation from input to output. In the case of a line driver, for example, the output impedance will be about the same as that for a 1.5 k $\Omega$  resistor (the feedback plus gain resistors) in parallel with a 13 pF capacitor (due to the output), and the input to output isolation will be better than 50 dB at 10 MHz.

Leaving the disable pin disconnected (floating) will leave the part in the enabled state.

In cases where the amplifier is driving a high impedance load, the input to output isolation will decrease significantly if the input signal is greater than about 1.2 V p–p. The isolation can be restored to the 50 dB level by adding a dummy load (say 150  $\Omega$ ) at the amplifier output. This will attenuate the feedthrough signal. (This is not an issue for multiplexer applications where the outputs of multiple ADEL2020s are tied together as long as at least one channel is in the ON state.) The input impedance of the disable pin is about 35 k $\Omega$  in parallel with a few pF. When grounded, about 50  $\mu$ A flows out of the disable pin for  $\pm$ 5 V supplies.

Break-before-make operation is guaranteed by design. If driven by standard CMOS logic, the disable time (until the output is high impedance) is about 100 ns and the enable time (to low impedance output) is about 160 ns. Since it has an internal pullup resistor of about 35 k $\Omega$ , the ADEL2020 can be used with open drain logic as well. In that case, the enable time increases to about 1  $\mu$ s.

If there is a nonzero voltage present on the amplifier's output at the time it is switched to the disabled state, some additional decay time will be required for the output voltage to relax to zero. The total time for the output to go to zero will normally be about 250 ns; it is somewhat dependent on the load impedance.


–8– REV. A

## **OUTLINE DIMENSIONS**

## 8-Lead Plastic Dual-in-Line Package [PDIP]

(N-8)

Dimensions shown in inches and (millimeters)




## COMPLIANT TO JEDEC STANDARDS MO-095AA

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 20-Lead Standared Small Outline Pacakge [SOIC] Wide Body

(R-20)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

REV. A –9–

## **Revision History**

Location	Page
1/03—Data Sheet changed from REV. 0 to REV. A.	
Format updated	Universal
8-Lead PDIP (N) and 20-Lead SOIC (R) updated	Universal
OUTLINE DIMENSIONS updated	9

-10- REV. A